

## Swarup Bhunia, Ph.D.

---

### T. and A. Schroeder Associate Professor

Department of Electrical Engineering and Computer Science  
Case Western Reserve University  
10900 Euclid Ave., 711 Glennan Building  
Cleveland, OH 44106-7221

Phone: +1 (216) 368-5550

Fax: +1 (216) 368-6888

Email: [skb21@case.edu](mailto:skb21@case.edu)

URL: <http://engineering.case.edu/profiles/skb21> & <http://enr.case.edu/bhuniaswarup/>

Google Scholar: <http://scholar.google.com/citations?user=JZ3awVAAAAAJ&hl=en>

## Research Interests

---

- **Hardware Security and Trust**, with emphasis on: anti-counterfeiting, anti-Trojan, authentication, & anti-piracy solutions
- **Adaptive Nanocomputing** with emerging technologies
- **Computing at Extreme**, with emphasis on: nanomechanical logic and memory
- **Low-power and Robust Electronics**
- **Bioimplantable and Wearable Systems**

## Education

---

- Ph.D.** 2000-2005 **Purdue University, West Lafayette, USA**, Electrical and Computer Engineering  
*Thesis:* "Power and Yield-Aware Design and Test of Nano-Scale CMOS Circuits"  
*Advisor:* K. Roy  
*Dissertation Committee:* K. Roy (chair), C.K. Koh, K. Muhammad, and T.N. Vijaykumar
- M.Tech.** 1995-1997 **Indian Institute of Technology, Kharagpur, India**, Computer Science  
*Title:* "Design and Simulation of an ASIC for Fractal Image Compression"  
*Advisor:* P.P. Das
- B.E.** 1991-1995 **Jadavpur University, Kolkata, India**, Computer Science

## Professional Experience

---

- July 2011-current **Associate Professor (Tenured)**  
Electrical Engineering and Computer Science  
Case Western Reserve University, Cleveland, OH, USA
- August 2005-June 2011 **Assistant Professor (Tenure-track)**  
Electrical Engineering and Computer Science  
Case Western Reserve University, Cleveland, OH, USA
- May 2003-August 2003 **Summer Intern**  
Intel Corporation  
Austin, TX, USA
- May 2002-August 2002 **Summer Intern**  
Intel Corporation  
Austin, TX, USA

Sept 1997-July 2000	<b>Senior Engineer</b> Interra Systems San Jose, CA, USA
Feb 1997-Aug 1997	<b>Senior Engineer</b> Sasken Communication Technologies Limited [formerly, Silicon Automation Systems, Inc. (SAS)] Bangalore, India

## Honors and Awards

---

2013	Excellence in Research Award, EECS, Case Western Reserve University
2013	IBM Faculty Award
2013	Appointment for T. and A. Schroeder Chair Professorship in Computer Science and Engineering
2012	Best paper award, 25th International Conference on VLSI Design
2011	National Science Foundation (NSF) career development (CAREER) award
2011	Mike Mesarovic award for extraordinary impact, EECS, Case Western Reserve University
2010	Best paper candidate, IEEE Hardware Oriented Security and Trust Symposium (HOST)
2009	Semiconductor Research Corporation (SRC) Inventor Recognition Award
2006	Best paper nomination in Asia and South Pacific Design Automation Conf. (ASP-DAC)
2005	Semiconductor Research Corporation (SRC) Technical Excellence award (as team member)
2005	E.J. McCluskey Best Doctoral Thesis Award by Test Tech. Technical Council (TTTC), 3rd place
2004	Best paper award in International Conference on Computer Design (ICCD)
2003	Best paper award in Latin American Test Workshop (LATW)

## Professional Memberships

---

Senior Member of Institute of Electrical and Electronic Engineers (IEEE)	2009-present
Faculty Member and Advisor of <i>Eta Kappa Nu</i> (HKN)	2010-present
Investigator of Advanced Platform Technology (APT) Center in Cleveland, OH	2013-present

## Research Grant and Contract Support

---

### *Current*

---

10/2014-09/2017	“SaTC:STARSS: IPTrust: A Comprehensive Framework for IP Integrity Validation” Source: <b>NSF</b> (Award #: CNS-1441705) Role: <b>Principal Investigator</b> Other Participants: PI of Collaborative Project: P. Mishra (UFL)
12/2014-11/2015	“Malleable Memory-Centric Hardware Accelerator Using RRAM for Data-Intensive Applications: Device-Circuit-System Co-Design Approach” Source: <b>Semiconductor Research Corporation (SRC)</b> Role: <b>Principal Investigator</b> Other Participants: None
02/2014-01/2017	“Infrastructure IP for Security: A Scalable Solution to Secure SoC” Source: <b>Semiconductor Research Corporation (SRC)</b> Role: <b>Principal Investigator</b> Other Participants: None

- 9/2013-08/2015 "TUES:Type1:Collaborative: An Integrative Hands-on Approach to Security Education for Undergraduate Students"  
Source: **NSF** (Award #: DUE- 1245756)  
Role: **Principal Investigator**  
Other Participants: PIs of Collaborative Project: S. Mal-Sarkar, Co-PI: C. Yu (CSU)
- 6/2011-08/2016 "CAREER: An Integrative and Scalable Approach to Embedded Hardware Protection"  
Source: **NSF** (Award #: CNS-1054744)  
Role: **Principal Investigator**  
Other Participants: None
- 9/2011-08/2015 "SHF:Small: Device-Circuit-Architecture Co-Design for Reconfigurable Computing at the Extreme"  
Source: **NSF** (Award #: CNS-1054744)  
Role: **Principal Investigator**  
Other Participants: Co-PI: M. Mehregany (CWRU), P. Feng (CWRU)
- 9/2013-08/2015 IBM Faculty Award on Coprocessor for Data Analytics Kernels  
Source: **IBM**  
Role: **Principal Investigator**  
Other Participants: None
- 4/2012-03/2016 "Wireless Implantable Pressure Monitor for Improved Neuromodulation"  
Source: **U.S. Department of Veterans Affairs (VA)**  
Role: **Co-Investigator**  
Other Participants: PI: M. Damaser (CCF), Co-Is: K. Gustavson (CWRU), W. Ko (CWRU), and others

### Completed

---

- 07/2010-6/2014 "Collaborative Research: Reconfigurable Computing Using 2D Nanoscale Memory for Multimedia Signal Processing"  
Source: **NSF** (Award #: ECCS-1002237)  
Role: **Principal Investigator**  
Other Participants: PI of Collaborative Project: S. Mukhopadhyay (GaTech)
- 09/2010-9/2014 "SHF: Medium: Collaborative Research: System Level Self Correction Using On-Chip Micro Sensor Network and Autonomous Feedback Control"  
Source: **NSF** (Award #: CCF-0964514)  
Role: **Principal Investigator**  
Other Participants: PI of Collaborative Project: B. Jung (Purdue U.), Co-PI: K. Roy (Purdue U.)
- 04/2011-3/2013 "Techniques for Validation and Integrity of Soft IP Cores"  
Source: **DARPA**  
Role: **Co-Principal Investigator**  
Other Participants: PI: C. Papachristou (CWRU), Co-PI: S. Clay (Rockwell)
- 02/2011-1/2012 "Width-Aware Dynamic Supply Gating for Low Power Datapath & Memory"  
Source: **Intel Corporation**  
Role: **Principal Investigator**  
Other Participants: None

- 08/2011-07/2012      “Electromechanical Computing at High Temperature Using Poly-SiC NEMS”  
Source: **DARPA**  
Role: **Co-Principal Investigator**  
Other Participants: PI: M. Mehregany (CWRU), Co-PI: P. Feng (CWRU)
- 08/2008-7/2011      “Batch-Fabricated Nanochannel Devices for Direct Electrical Probing of Biomolecules”  
Source: **NSF** (Award #: ECCS-0924808)  
Role: **Co-Principal Investigator**  
Other Participants: PI: C. Mastrangelo (U. of Utah)
- 06/2008-5/2011      “Fine-Grain Power Management & Monitoring Circuits”  
Source: **Intel Corporation**  
Role: **Principal Investigator**  
Other Participants: None
- 01/2009-12/2010      “High-Temperature Logic Using Poly-SiC NEMS”  
Source: **DARPA**  
Total Amount: **\$529,960**  
Role: **Co-Principal Investigator**  
Other Participants: PI: M. Mehregany (CWRU)
- 05/2008-4/2009      “Minimally Invasive Multi-Parameter Side-Channel Approach for Sequential Trojan Detection”  
Source: **DARPA**  
Role: **Principal Investigator**  
Other Participants: Co-PI: C. Papachristou (CWRU), Co-PI: K. Roy (Purdue U.)
- 04/2007-3/2008      “Standby Leakage Reduction and Data Retention Using Hybridization with SiC NEMS Switches”  
Source: **DARPA**  
Role: **Co-Principal Investigator**  
Other Participants: PI: M. Mehregany (CWRU)

### *Small Equipment Grants*

---

- 04/2007      FPGA Development Boards + Quartus Software Suite  
Source: **Altera Corporation**
- 05/2008      Two high-performance desktop computers  
Source: **Intel Corporation**
- 04/2007 & 01/2014      FPGA Development Boards + ISE Software Suite  
Source: **Xilinx Corporation**

## **Student Supervising Activities**

---

### *PhD Students*

---

07/2014    Yu Zheng      (*currently at LSI Corporation, San Jose, USA*)

03/2014	Steve Majerus	(currently at US Dept. of Veteran Affairs, Cleveland, USA) [Acting Advisor]
08/2013	Xinmu Wang	(currently at Qualcomm Inc., San Diego, USA)
04/2012	Seetharam Narasimhan	(currently at Intel Corporation, Portland, USA)
07/2011	Somnath Paul	(currently at Intel Corporation, Portland, USA)
06/2010	Rajat Subhra Chakraborty	(currently tenured faculty at Indian Institute of Tech., Kharagpur, India)
07/2015*	Abhishek Basak	(In progress, PhD Candidate)
12/2015*	Wenchao Qian	(In progress, PhD Candidate)
06/2016*	Robert Karam	(In progress, PhD Candidate)
06/2017*	Fengchao Zhang	(In progress, PhD Candidate)
05/2018*	Kai Yang	(In progress, PhD Candidate)

\*Expected graduation date

### MS Students

---

06/2013	Vaishnavi N. Ranganathan	(with thesis)
06/2013	MaryamSadat Hashemian	(with thesis)
03/2013	Anandaroop Ghosh	(with thesis)
06/2012	Lei Wang	(with thesis)
04/2012	E-Jen Lien	(with thesis)
03/2011	Keerthi Kunaparaju	(with thesis)
06/2010	Dongdong Du	(with thesis)
03/2010	David Stalter	(with thesis)
06/2007	Lawrence Lienweber	(with thesis)
12/2007	Yu Zhou	(with thesis)
12/2007	Matthew Holtz	(with project)
05/2015*	Christopher Babecki	(In progress, MS Candidate)
08/2015*	Andrew Hennessy	(In progress, MS Candidate)
08/2016*	Sean Vora	(In progress, MS Candidate)

\*Expected graduation date

### Research Experience for Undergraduates

---

Summer, Fall 2014	Tom Shkurti
Summer, Fall 2014	Rebecca Frederick
Summer 2014	Kei Hitomi
Summer 2014	Tina Alam, Arizona State University
Fall 2013, Spring 2014	Luke Gould
Spring 2014	Jean Castillo
Spring 2014, Summer 2014	Andrew Hennessy
Fall 2013, Spring 2014	Christopher Babecki
Fall 2012	Christian Gunderman
Summer 2011, Fall 2011	Shawn Halpin
Fall 2010	Brian Widman
Fall 2010	Margaret Robson

### Senior Projects

---

Fall 2015	Steve Paley
Spring 2014	Matt McKee, Brian Hayt, Kenneth Akiki, Rachid Lamouri, Casey Stoessl
Spring 2014	Luke Gould
Fall 2013	Andrew Pentz, John Clark, Nicholas Wietecha
Spring 2013	Patrick Landis and Schuyler Thomson
Spring 2013	Timothy March and Linneker Carvajal

Spring 2011	Margaret Robson, Stephanie Diehl, Ben Applequist, Philip Miller
Spring 2010	Steve Knab, Justin Michel, Michael Slattery
Summer 2009	Thomas Ramps
Spring 2009	Russel Smith, Nidhi Garg, Ermal Dreshaj, Brad Collins
Fall 2008	Alex Cassidy

### High-School Students

Summer 2010 – Spring 2013 Tatini Mal-Sarkar (*currently a “Rabi Scholar” at Columbia University, USA*)

## Award to Student Advisees

Graduate students Abhishek Basak, Fengchao Zhang, and Vida Pashaei selected for participation in the final round of competition, in *Embedded Systems Challenge (ESC) in NYU-Poly Cyber Security Awareness Week, 2014*

Team of graduate students (Andrew Hennessey, Fengchao Zhang, and Yu Zheng) enter into the final round of *CSI CyberSEED week Hardware Challenge, U. of Connecticut (UConn), 2014*

Graduate student Abhishek Basak and Vaishnavi Ranganathan win the **Student Paper Competition (second place)** in *IEEE EMBS Special Topic Conference on Point-of-Care Healthcare Tech. (PoCHT), 2013*

Undergraduate students Patrick Landis and Schuyler Thomson are awarded the **Best Senior Project** in the department of EECS, Spring 2013

Graduate students Yu Zheng and Abhishek Basak receives **honorable mention** in the final round of competition, in *Embedded Systems Challenge (ESC) in NYU-Poly Cyber Security Awareness Week, 2013*

Graduate student Somnath Paul receives the **EDAA Outstanding Dissertation Award** from the *European Design Automation Association, 2012*

High School student Tatini Mal-Sarkar wins the **Student Paper Award** (Sponsored by Intel Corporation) in *25th IEEE Intl. Symp. on Defect and Fault Tolerance in VLSI & Nanotechnology Systems (DFTS), 2012*

Graduate student Abhishek Basak is selected **Student Paper Competition (SPC) Finalist** in *34th Annual International Conference of the IEEE Engineering in Medicine and Biology Society (EMBC), 2012*

Graduate student Somnath Paul earns the **Ruth Barber Moon award**, from the *Case School of Graduate Studies* for excellence in academic promise and leadership quality, 2011

Graduate students Xinmu Wang, Aswin Krishna, and Seetharam Narasimhan win the **Third Prize in the NYU-Poly CSAW Hardware Trojan Design Challenge** [7th Annual CSAW Challenge], 2010

Graduate student Rajat Subhra Chakraborty selected **semi-finalist** in the **TTTC E. J. McCluskey Best Doctoral Thesis Award contest**, held at the *IEEE VLSI Test Symposium (VTS), 2010*

Graduate student Somnath Paul thesis topic selected **semi-finalist** in **ACM Student Research Competition** at *47th Design Automation Conference (DAC), 2010*

Graduate student Seetharam Narasimhan selected as **Student Paper Competition (SPC) Finalist** in the *IEEE Engineering in Medicine and Biology Society (EMBS) Student Paper Competition, 2009*

Graduate student Rajat Subhra Chakraborty earns the **Ruth Barber Moon award**, from the *Case School of Graduate Studies* for excellence in academic promise and leadership quality, 2009

Graduate student Seetharam Narasimhan earns the **Ruth Barber Moon award**, from the *Case School of Graduate Studies* for excellence in academic promise and leadership quality, 2008

## Teaching Activities

### *Associate Professor, EECS Department, Case Western Reserve University (CWRU)*

Semester	Course	Enrollment	Contact Hours	Teaching Assistants
Sp. 2015	<b>Computer Architecture (EECS 314)</b>	111	3	3
Fall 2014	<b>Hardware Security (EECS 397)</b> A new hands-on course targeted to the sophomore and junior-level undergraduate students on fundamentals of electronic hardware security issues and countermeasures for all Engineering majors.	12	3	
Sp. 2014	<b>Computer Architecture (EECS 314)</b> An undergraduate course on processor architecture, hardware-software interface and low-level programming. Includes a design project.	81	3	2
Fall 2013	<b>Volts, Amps, Bits, Bytes (FSNA 137)</b> A SAGES first seminar course for freshman students on fundamental working principles of electronics/computers. Includes a series of lab assignments, a final design project, and 4-6 site visits in the 4 <sup>th</sup> hour.	17	4	0.5
Fall 2013	<b>Nanometer VLSI Design (EECS 495)</b>	3	3	0
Sp. 2013	<b>Computer Architecture (EECS 314)</b>	62	3	2
Fall 2012	<b>Volts, Amps, Bits, Bytes (FSNA 137)</b>	19	4	0.5
Sp. 2012	<b>Computer Architecture (EECS 314)</b>	56	3	2
Sp. 2012	<b>Hardware Security (EECS)</b>	7	3	0
Fall 2011	<b>Nanometer VLSI Design (EECS 495)</b>	2	3	0

### *Assistant Professor, EECS Department, Case Western Reserve University (CWRU)*

Semester	Course	Enrollment	Contact Hours	Teaching Assistants
Sp. 2011	<b>Hardware Security (EECS 397)</b>	8	3	0
Sp. 2011	<b>Computer Architecture (EECS 314)</b>	75	3	2
Fall 2010	<b>Nanometer VLSI Design (EECS 495)</b>	11	3	0
Sp. 2010	<b>Computer Architecture (EECS 314)</b>	52	3	2
Fall 2009	<b>Nanometer VLSI Design (EECS 495)</b>	8	3	0
Fall 2009	<b>Digital Logic Laboratory (EECS 301)</b> A laboratory course on digital system design using FPGA boards. Jointly instructed with Ed Burwell.	16	2	1
Sp. 2009	<b>Computer Architecture (EECS 314)</b>	75	3	2

Fall 2008	<b>Nanometer VLSI Design (EECS 495)</b>	16	3	0
Fall 2008	<b>Digital Logic Laboratory (EECS 301)</b>	8	2	1
Sp. 2008	<b>Computer Architecture (EECS 314)</b>	66	3	2
Fall 2007	<b>Nanometer VLSI Design (EECS 495)</b>	8	3	0
Sp. 2007	<b>Computer Architecture (EECS 314)</b>	70	3	2
Fall 2006	<b>Nanometer VLSI Design (EECS 495)</b>	6	3	0
Sp. 2006	<b>Computer Architecture (EECS 314)</b>	68	3	2
Fall 2005	<b>Nanometer VLSI Design (EECS 495)</b>	2	3	0

## Professional Leadership and Service Activities

---

### *Editorial Activities*

<b>Associate Editor (AE)</b> for the <i>IEEE Transactions on Multi-Scale Computing Systems (TMSCS)</i>	2015-2016
<b>Associate Editor (AE)</b> for the <i>IEEE Trans. on Computer-Aided Design of Integrated Circuits Systems (TCAD)</i>	2014-present
<b>Associate Editor (AE)</b> for <i>ACM Journal on Emerging Technologies in Computing Systems</i>	2010-present
<b>Associate Editor (AE)</b> for the <i>Journal of Low Power Electronics (JOLPE)</i>	2009-present
<b>Guest Editor (GE)</b> for <i>Transactions on Multi-Scale Computing Systems (TMSCS)</i> <i>Special Issue on "Wearables, Implants, and Internet of Things"</i>	Dec 2015
<b>Guest Editor (GE)</b> for <i>IEEE Journal of Emerging and Selected Topics in Circuits and Systems (JETCAS) Special Issue on "Computing in Emerging Technologies (Second Issue)"</i>	March 2015
<b>Guest Editor (GE)</b> for <i>IEEE Journal of Emerging and Selected Topics in Circuits and Systems (JETCAS) Special Issue on "Computing in Emerging Technologies (First Issue)"</i>	Dec 2014
<b>Guest Editor (GE)</b> for <i>IEEE Design &amp; Test of Computers (D&amp;T) Special Issue on "Trusted Design with Untrusted Components"</i>	March 2013
<b>Guest Editor (GE)</b> for <i>ACM Journal on Emerging Technologies in Computing Systems (JETC) Special Issue on "Implantable Electronics"</i>	June 2012
<b>Guest Editor (GE)</b> for <i>Journal of Low Power Electronics (JOLPE) Special Issue on "Low-Power Track papers in International Conference of VLSI Design"</i>	Oct 2010
<b>Guest Editor (GE)</b> for <i>IEEE Design &amp; Test of Computers (D&amp;T) Special Issue on "Post-Silicon Calibration and Repair"</i>	Nov 2010

### *Conference Organizing Committee Memberships*

---

<b>Publicity Chair</b> , 29 <sup>th</sup> International Conference on VLSI Design (VLSI Design)	2016
<b>Publicity Chair</b> , 4 <sup>th</sup> Intl. Conf. on Security, Privacy and Applied Cryptography Eng. (SPACE)	2015
<b>Program Chair</b> , 8 <sup>th</sup> IEEE Int. Symposium on Hardware-Oriented Security and Trust (HOST)	2015
<b>North-America Liaison</b> for the 16 <sup>th</sup> IEEE Latin American Test Workshop (LATW)	2014
<b>Publicity Chair</b> , 3 <sup>rd</sup> Intl. Conf. on Security, Privacy and Applied Cryptography Eng. (SPACE)	2014
<b>Program Chair</b> , 18 <sup>th</sup> International Symposium on VLSI Design and Test (VDAT)	2014
<b>Publicity Chair</b> , 7 <sup>th</sup> IEEE Intl. Symposium on Hardware Oriented Security and Trust (HOST)	2014
<b>Program Chair</b> , 9 <sup>th</sup> IEEE/ACM Intl. Symposium of Nanoscale Architectures (NANOARCH)	2013



<b>Publicity Chair</b> , 6 <sup>th</sup> IEEE Intl. Symposium on Hardware Oriented Security and Trust (HOST)	2013
<b>Publicity Chair</b> , 2 <sup>nd</sup> Intl. Conf. on Security, Privacy and Applied Cryptography Eng. (SPACE)	2012
<b>Program Chair</b> , 17 <sup>th</sup> IEEE Intl. Mixed-Signals, Sensors, and Systems Test Workshop (IMS3TW)	2011
<b>Publication Chair</b> , 11 <sup>th</sup> IEEE International On-Line Testing Symposium (IOLTS), 2005	2005

### *Workshop and Session Organization*

---

<b>Organizer and Moderator of Panel</b> on <i>Beyond-CMOS computing, IEEE VLSI Design and Test Symposium (VDATE)</i>	2014
<b>Organizer of Panel</b> on <i>Future of Nanoelectronics, IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH)</i>	2013
<b>Co-organizer and Moderator</b> , Hot Topic Session on <i>Hardware Security</i> , at the <i>IEEE VLSI Test Symposium (VTS)</i>	2010

### *Subcommittee/Track Chair of Technical Program Committee*

---

<b>Track Chair</b> for Prototyping, Verification, Modeling, and Simulation, 23 <sup>rd</sup> IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SoC)	2015
<b>Track Chair</b> of Security and Fault-Tolerant Systems Track, 20 <sup>th</sup> Asia and South Pacific Design Automation Conference (ASP-DAC)	2015
<b>Track Chair</b> of Digital Design Track, 27 <sup>th</sup> International Conference on VLSI Design (VLSI Design)	2014
<b>Track Chair</b> for Track T6-Devices, Circuits and Systems for Emerging Technologies, 21 <sup>st</sup> IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SoC)	2013
<b>Track Chair</b> of Low Power Track, 24 <sup>th</sup> International Conference on VLSI Design (VLSI Design)	2011
<b>Track Chair</b> of Low Power Track, 23 <sup>rd</sup> International Conference on VLSI Design (VLSI Design)	2010

### *Technical Program Committee Membership*

---

52 <sup>nd</sup> Design Automation Conference (DAC)	2015
16 <sup>th</sup> International Symposium on Quality Electronic Design (ISQED)	2015
28 <sup>th</sup> International Conference on VLSI Design (VLSI Design)	2015
10 <sup>th</sup> ACM/IEEE International Symposium on Nanoscale Architectures (NANOARCH)	2014
22 <sup>nd</sup> IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SoC)	2014
15 <sup>th</sup> International Symposium on Quality Electronic Design (ISQED)	2014
4 <sup>th</sup> International Conference on Security, Privacy, and Applied Cryptography Eng (SPACE)	2014
7 <sup>th</sup> IEEE International Symposium on Hardware-Oriented Security and Trust (HOST)	2014
51 <sup>st</sup> Design Automation Conference (DAC)	2014
15 <sup>th</sup> International Symposium on Quality Electronic Design (ISQED)	2014
3 <sup>rd</sup> International Conference on Security, Privacy, and Applied Cryptography Eng (SPACE)	2013
5 <sup>th</sup> IEEE International Symposium on Hardware-Oriented Security and Trust (HOST)	2013
International Conference on VLSI Design (VLSI Design)	2012-2013
18 <sup>th</sup> IEEE International Mixed-Signals, Sensors and Systems Test Workshop (IMS3TW)	2012
4 <sup>th</sup> IEEE International Symposium on Hardware-Oriented Security and Trust (HOST)	2012
Workshop on Cryptographic Hardware and Embedded Systems (CHES)	2011-2012
IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH)	2007-2011
International Conference on Security Aspects in Information Technology, High-Performance Computing and Networking (InfoSecHiComNet)	2011
Design Automation and Test in Europe (DATE), 2011	2006-2011
IEEE International Symposium on VLSI (ISVLSI), 2011	2008-2011
20 <sup>th</sup> IEEE Asian Test Symposium (ATS)	2011
IEEE International Symposium on Low Power Electronics and Design (ISLPED)	2007-2010
IEEE/ACM Nanoscale Architecture Symposium (NANOARCH)	2007-2010

IEEE Hardware Oriented Security and Test (HOST) Symposium	2008-2010
Test Technology Educational Program (TTEP) by IEEE Computer Society	2006-2009
IFIP/IEEE International Conference on VLSI (VLSI-SoC)	2008

### *Session Chair*

---

56 <sup>th</sup> IEEE International Midwest Symposium on Circuits and Systems (MWSCAS)	2013
Keynote session in the 9th IEEE/ACM International Symposium on Nanoscale Architectures	2013
IEEE Symposium on Hardware Oriented Security and Trust (HOST)	2013
International Conference of the IEEE Engineering in Medicine and Biology Society (EMBC)	2012
IEEE International Symposium on Hardware-Oriented Security and Trust (HOST)	2010
IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH)	2010
International conference on VLSI Design (VLSI Design)	2010
IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH)	2008
IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH)	2008
International Symposium on Low Power Electronics and Design (ISLPED)	2007
IEEE International Conference on Computer Aided Design (ICCAD)	2007

### *Review Activities*

---

**Reviewer** for the *IEEE Trans. VLSI Systems (TVLSI)*, *IEEE Trans. on CAD (TCAD)*, *IEEE Trans. on Computers (TComp)*, *IEEE Trans. on Circuits and Systems (TCAS)*, *Journal of Electronic Testing: Theory and Applications (JETTA)*, *ACM Trans. on Design Automation of Electronic System (TODAES)*, *IEEE Design & Test of Computers*, *ACM Journal of Emerging Tech. and Comp. (JETC)*, *IEEE Embedded Systems Letter (ESL)*, *IEEE Transactions on Information Forensics and Security (TIFS)*, *IEEE Journal on Emerging and Selected Topics in Circuits and Systems (JETCAS)*, *IEEE Electron Device Letters (EDL)*, *IEEE Transactions on Biomedical Circuits and Systems (TBioCAS)*, *Journal of Neural Engineering (JNE)*, *IEEE Transactions on Reliability (TR)*, and *Journal of Microscopy*

### *Other Services*

---

<b>SAGES course syllabus</b> included in <a href="#">Online Ethic Center</a> for the National Academy of Eng.	2014
<b>Contributed an one-page article</b> in <a href="#">SIGDA E-Newsletter</a> (December)	2014
<b>Created a <a href="#">Social Networking Group</a></b> in Facebook on <i>Hardware Security w/ over 300 members</i>	2010
<b>Created Wiki pages</b> on reconfigurable <a href="#">computing with memory</a> & <a href="#">hardware obfuscation</a>	2010 (x2)
<b>Contribution of <a href="#">lecture materials</a></b> to Synopsys University Program on low-power design	2008

## **University Administrative Leadership and Service Activities**

---

### *University*

---

University Undergraduate Faculty (UUF) Academic Standing Committee	2009-2010
Research Showcase Judge	2007-2014

### *Case School of Engineering*

---

EECS Chair Search Committee	2013
Research Committee	2009-2010

### *Department*

---

ABET Academic Representative for Computer Engineering	2011-present
Computer Engineering Program Undergraduate Advisor	2010-present
Computer Engineering Program Representative	2011-present

Meeting with alumnus and prospective students	2010-present
CE Faculty Search Committee Member	2014
Mentoring committee member for Philip Feng, Ming-Chun Huang	2014
Freshmen Advisor	2012-2013
CE Qualifier Exam (Assistance with setting exam and evaluation)	2008-2013
Host and organizer for distinguished speaker series seminars	2011-2012
Choices Fair Computer Engineering Representative	2012
EECS Curriculum and Accreditation Committee Member	2007-2009
Organizer of Departmental Town-Hall Meeting	2006
EECS Curriculum and Accreditation Committee Member	2005

## Dissertation and Exam Committee Service Activities

---

### *PhD Dissertation Committee Service (excluding my students)*

---

Ting He (EE)	2015
Bobby Lu (EE)	2014
Bardia Bozorgzadeh (EE)	2014
Kanokwan (Nok) Limnusun (EE)	2014
Chia-Wei Soong (EE), Steve Majerus (EE)	2013 (x2)
Zheng Liu (CS)	2011
Te-Hao Lee (EE)	2009
Huthaifa Al-Omari (CE), Hyun Kim (CS)	2008 (x2)
Jung Hwan Choi (ECE, Purdue U.)	2007
Jen-Chieh Ou (CE)	2006

### *MS Thesis Committee Service (excluding my students)*

---

Tyler Goeringer, Achiranshu Garg (NTU, Singapore)	2012 (x2)
Prapan Shewinvanakitkul	2011
Ming-Hsuan Hsu, Nitin Reddy, David Tian, Patrick Rawlinson (EECS, CWRU)	2009 (x3)
Shruthi Rnganathan, Zemeng Li, Ying Ying Wang	2008 (x3)
Manjulatha Kamalraj, David Young, Prasanna V. Govindarajan	2007 (x3)
Moiz Neemuchwala, Sivasubramaniam Krishnamurthy, Pranay Nigam	2006 (x3)

### *PhD Oral Qualifying Exam Committee*

---

Srihari Rajgopal	2014
Chia-Hua "Charlie" Lin	2010
Noppasit Laotaveerungrueng	2006

## Entrepreneurial Activities

---

- Sept 2014**    **Co-founder and Chief Technology Officer** of startup **HakHam Systems, LLC** along with two CWRU students (Andrew Hennessy and Jonathan Hall) on hardware ecosystem for cybersecurity education and training. Website: <http://www.hakhamsystems.com/>
- Aug 2014**    **Academic collaborator** in a startup **TruSecSys** on Hardware based security and trust. The company targets marketing some of the security primitives (patented by CWRU) developed by Dr. Bhunia's group. Website: <http://www.trusecsys.com/>

## Media Coverage

---

- Oct. 2014 Undergraduate security course on hardware hacking in the [THINK](#) Magazine and Case School of Engineering Annual Report.
- Sept. 2014 National Science Foundation (NSF) & Semiconductor Research Corporation (SRC) STARSS grant to develop Secure and trustworthy Systems. [[EETimes](#)] [[NSF](#)] [[SRC](#)]
- Aug. 2014 Hacking based security curriculum for undergraduate students. [[National Public Radio \(NPR\) Marketplace](#)]
- March 2014 Comprehensive security curriculum development for Undergraduate, a joint effort with Cleveland State University [[The Plain Dealer](#)] [[Physorg](#)] [[WTAM Radio](#)]
- Dec. 2013 Collaborative research on nanoscale energy-efficient mechanical devices. [[THINK](#)] [[ScienceDaily](#)] [[Physorg](#)]
- Oct. 2013 Research on cancer detecting wearable vest with integrated ultrasound transducers. [[THINK](#)] [[Case Daily](#)] [[MedicalExpress](#)]
- Oct. 2012 Research on energy-efficient computing is featured in Case School of Engineering Annual Report. [[Link](#)]
- March 2012 Research on low power processor using advanced power gating. [[ScienceDaily](#)] [[Physorg](#)] [[eScienceNews](#)] [[ScienceCodex](#)] [[newswise](#)] [[ScienceNewsOnline](#)] [[energyDaily](#)]
- Oct. 2011 Research on extreme environment computing is featured in Case School of Engineering Annual Report. [[Link](#)]
- Oct. 2010 Collaborative research on electromechanical computing for harsh environment. [[ScienceDaily](#)] [[Physorg](#)] [[nanowerk](#)] [[NewScientist](#)] [[PhysicsWorld](#)] [[Slashdot](#)]
- Oct. 2010 Collaborative research on electromechanical computing is reviewed in the "Research Highlights" section of *Nature Nanotechnology*.

## Publications (Chronological Order)

---

Publications are listed in chronological order. Names of student co-authors whose research Dr. Bhunia has supervised, including visiting students, are underlined.

On-line copies of most publications can be found at: <http://enr.case.edu/bhuniaswarup/publication.html>

### Journal Publications (Refereed)

---

1. **Swarup Bhunia**, Michael Hsiao, Mainak Banga, and Seetharam Narasimhan, "Hardware Trojan Attacks: Threat Analysis and Countermeasures", *Proceedings of the IEEE (PIEEE)*, vol. 102, no. 8, pp. 1229-1247, 2014.
2. Sandip Ray, Jongsun Park, and **Swarup Bhunia**, "Wearables, Implants, and Internet of Things: Towards Unifying Technologies to Support Diverse Paradigms", to appear in *IEEE Transactions on Multi-Scale Computing Systems (TMSCS)*. [Perspective paper in the Special issue on Wearables, Implants, and Internet of Things].
3. Wen Yueh, Subho Chatterjee, Muneeb Zia, Student Member, **Swarup Bhunia**, and Saibal Mukhopadhyay, "A Memory-Based Logic Block with Optimized-for-Read SRAM for Energy-efficient Reconfigurable Computing Fabric", to appear in *IEEE Transactions on Circuits and Systems II (TCAS-II)*.
4. Deliang Fan, **Swarup Bhunia**, Saibal Mukhopadhyay, and Kaushik Roy, "Exploring Spin Transfer Torque Devices for Unconventional Computing", to appear in *IEEE Journal on Emerging and Selected Topics in Circuits and Systems (JETCAS)*. [Perspective paper in the Special issue on Computing in Emerging Technologies].
5. Swaroop Ghosh, Abhishek Basak, and **Swarup Bhunia**, "How Secure Are Printed Circuit Boards Against Trojan Attacks?", *IEEE Design and Test of Computers (D&T) Magazine*, vol. PP, no. 99, pp. 1, 2014. [pre-print available online]
6. Xinmu Wang, Yu Zheng, Abhishek Basak and **Swarup Bhunia**, "IIPS: Infrastructure IP for SoC Security", to appear in *IEEE Transactions on Computers (TComp)*, vol. PP, no. 99, pp. 1, 2014. [pre-print available online]
7. Somnath Paul, Aswin Krishna, Wenchao Qian, Robert Karam, and **Swarup Bhunia**, "MAHA: An Energy-Efficient Malleable Hardware Accelerator for Data-Intensive Applications", *IEEE Transactions on Very Large Scale Integration Systems (TVLSI)*, vol. PP, no. 99, pp. 1, 2014. [pre-print available online]
8. Yu Zheng, Xinmu Wang and **Swarup Bhunia**, "SACCI: Scan-based Characterization through Clock Phase Sweep for Counterfeit Chip Detection", *IEEE Transactions on Very Large Scale Integration Systems (TVLSI)*, vol. PP, no. 99, pp. 1, 2014. [pre-print available online]
9. Abhishek Basak and **Swarup Bhunia**, "Implantable Ultrasonic Imaging Assembly for Automated Monitoring of Internal Organs", *IEEE Transactions on Biomedical Circuits and Systems (TBioCAS)*, vol. PP, no. 99, pp. 1, 2014 [pre-print available online].
10. Jongsun Park, Jangwon Park and **Swarup Bhunia**, "VL-ECC: Variable Data-Length Error Correction Code for Embedded Memory in DSP Applications", *IEEE Transactions on Circuits and Systems II (TCAS-II)*, 2014. VOL. 61, NO. 2, FEBRUARY 2014, pp. 120-124. doi: 10.1109/TCSII.2013.2291091
11. Anandaroop Ghosh, Somnath Paul, Jongsun Park, and **Swarup Bhunia**, "Improving Energy Efficiency in FPGA through Judicious Mapping of Computation to Embedded Memory Blocks", *IEEE Transactions on Very Large Scale Integration Systems (TVLSI)*, 2014. vol. 22, no. 6, June 2014, pp. 1314 – 1327. doi: 10.1109/TVLSI.2013.2271696
12. Seetharam Narasimhan, Dongdong Du, Rajat Subhra Chakraborty, Somnath Paul, Francis Wolff, Christos Papachristou, Kaushik Roy, and **Swarup Bhunia**, "Hardware Trojan Detection by Multiple-Parameter Side-Channel Analysis", *IEEE Transactions on Computers*, 2013. Vol. 62, No. 11, 2013, pp. 2183 – 2195. doi: 10.1109/TC.2012.200
13. Seetharam Narasimhan, Wen Yueh, Xinmu Wang, Saibal Mukhopadhyay, and **Swarup Bhunia**, "Improving IC Security against Trojan Attacks through Integration of Security Monitors", *IEEE Design & Test of Computers (D&T) Special Issue on Smart Silicon*, 2013. Volume: 29, Issue: 5, Oct. 2012, pp. 37 – 46. doi: 10.1109/MDT.2012.2210183

14. **Swarup Bhunia**, Miron Abramovici, Dakshi Agarwal, Paul Bradley, Michael S. Hsiao, Jim Plusquellic, and Mohammad Tehranipoor, "Protection against Hardware Trojan Attacks: Towards a Comprehensive Solution", *IEEE Design & Test of Computers*, 2012. Volume: 30, Issue: 3, 2013, pp. 6 – 17. doi: 10.1109/MDT.2012.2196252
15. Seetharam Narasimhan, Keerthi Kunaparaju, **Swarup Bhunia**, "Healing of DSP Circuits under Power Bound Using Post-Silicon Operand Bitwidth Truncation", *IEEE Transactions on CAS I (TCAS-I)*, 2012. Volume: 59, Issue: 9, 2012, pp. 1932 – 1941. doi: 10.1109/TCSI.2011.2180447
16. Rajat Subhra Chakraborty and **Swarup Bhunia**, "Security Against Hardware Trojan Attacks Using Key-based Design Obfuscation", *Journal of Electronic Testing: Theory and Applications (JETTA)*, Vol. 27, Issue 6, Nov 2011. doi: 10.1007/s10836-011-5255-2
17. Somnath Paul, Subho Chatterjee, Saibal Mukhopadhyay and **Swarup Bhunia**, "Energy-Efficient Reconfigurable Computing Using a Circuit-Architecture-Software Co-Design Approach", *IEEE Journal on Emerging and Selected Topics in Circuits and Systems (JETCAS)* [Special issue on Advances in Design of Energy-Efficient Circuits and Systems], Vol. 1, No. 3, pp. 369-380, 2011. doi: 10.1109/JETCAS.2011.2165232
18. Seetharam Narasimhan, Rajat Subhra Chakraborty, and **Swarup Bhunia**, "Hardware IP Protection during Evaluation Using Embedded Sequential Trojan", *IEEE Design & Test of Computers*, 2011. doi: 10.1109/MDT.2011.70
19. Somnath Paul, Saibal Mukhopadhyay and **Swarup Bhunia**, "A Variation-Aware Preferential Design Approach for Memory Based Reconfigurable Computing", *IEEE Transactions on Very Large Scale Integration Systems (TVLSI)*, 2011. doi: 10.1109/TVLSI.2013.2295538
20. Somnath Paul, Fang Cai, Xinmiao Zhang, and **Swarup Bhunia**, "Reliability-Driven ECC Allocation for Multiple Bit Error Resilience in Processor Cache", *IEEE Transactions on Computers (TCOMP) Special Issue on Dependable Computer Architecture*, Feb 2011. Volume: 60, Issue: 1, 2011, pp. 20-34. doi: 10.1109/TC.2010.203
21. Seetharam Narasimhan, Hillel Chiel and **Swarup Bhunia**, "Ultra Low-Power and Robust Digital Signal Processing Hardware for Implantable Neural Interface Microsystems", *IEEE Transactions on Biomedical Circuits and Systems (TBioCAS)*, April 2011. Volume: 5, Issue: 2, 2011, pp. 169 – 178, doi: 10.1109/TBCAS.2010.2076281
22. Te-Hao Lee, **Swarup Bhunia**, and Mehran Mehregany, "Electromechanical Computing at 500 °C with Silicon Carbide", *Science*, Sept 10, 2010, vol. 329, no. 5997, pp. 1316-1318. doi: 10.1126/science.1192511
23. Somnath Paul and **Swarup Bhunia**, "Dynamic Transfer of Computation to Processor Cache for Yield and Reliability Improvement", *IEEE Transactions on Very Large Scale Integration Systems (TVLSI)*, 2010. Volume: 19, Issue: 8, 2011, pp. 1368-1379. doi: 10.1109/TVLSI.2010.2049389
24. Somnath Paul, Saibal Mukhopadhyay and **Swarup Bhunia**, "A Circuit and Architecture Co-design Approach for Hybrid CMOS-STTRAM non-volatile FPGA", *IEEE Transactions on Nanotechnology (TNANO)*, 2010. Volume: 10, Issue: 3, 2011, Page(s): 385 – 394. doi: 10.1109/TNANO.2010.2041555
25. Somnath Paul and **Swarup Bhunia**, "A Scalable Memory-Based Reconfigurable Computing Framework for Nanoscale Crossbar", *IEEE Transactions on Nanotechnology (TNANO)*, 2010. Volume: 11, Issue: 3, 2012, Page(s): 451 – 462. doi: 10.1109/TNANO.2010.2041556
26. Rajat Subhra Chakraborty and **Swarup Bhunia**, "A Study of Asynchronous Design Methodology for Robust CMOS-Nano Hybrid System Design", *ACM Journal on Emerging Technologies in Computing Systems (JETC)*, vol. 5, no. 3, pp. 12:1-12:22, Aug 2009. doi: [10.1145/1568485.1568486](https://doi.org/10.1145/1568485.1568486)
27. Somnath Paul, Hamid Mahmoodi and **Swarup Bhunia**, "Low-Overhead  $F_{max}$  Calibration at Multiple Operating Points Using Delay Sensitivity Based Path Selection," *ACM Transactions on Design Automation of Electronic Systems (TODAES)*, vol. 15, no. 2, pp. 19.1:19.34, Feb 2010. doi: [10.1145/1698759.1698769](https://doi.org/10.1145/1698759.1698769)
28. Rajat Subhra Chakraborty and **Swarup Bhunia**, "HARPOON: An Obfuscation based SoC Design Methodology for Hardware Protection," *IEEE Trans. on Computer Aided Design of Integrated Circuits and Systems (TCAD)*, vol. 28, no. 10, pp. 1493-1502, 2009. doi: 10.1109/TCAD.2009.2028166

29. Rajat Subhra Chakraborty, Somnath Paul, Yu Zhou, and **Swarup Bhunia**, "Low-Power Hybrid CMOS-NEMS FPGA: Circuit Level Analysis and Defect-Aware Mapping," *IET Computers and Digital Techniques (IET-CDT)*, vol. 3, no. 6, pp. 609-624, 2009. doi: 10.1049/iet-cdt.2008.0135
30. Patrick Ndai, Nauman Rafique, Mithuna Thottethodi, Swaroop Ghosh, **Swarup Bhunia**, and Kaushik Roy, "Trifecta: A Non-Speculative Scheme to Exploit Common, Data-Dependent Subcritical Paths," *IEEE Trans. on Very Large Scale Integration Systems (TVLSI)*, vol. 18, no. 1, pp. 53-65, 2009. DOI: 10.1109/TVLSI.2008.2007491
31. Patrick Ndai, **Swarup Bhunia**, Amit Agarwal, and Kaushik Roy, "Within-Die Variation-Aware Scheduling in Superscalar Processors for Improved Throughput", *IEEE Transactions on Computers*, vol. 57, no. 7, pp. 940-951, 2008. DOI: 10.1109/TC.2008.40
32. **Swarup Bhunia**, Hamid Mahmoodi, Arijit Raychowdhury, and Kaushik Roy, "Arbitrary Two-Pattern Delay Testing Using A Low-Overhead Supply Gating Technique", *Journal of Electronic Testing: Theory and Applications (JETTA)*, vol. 24, no. 6, pp. 577-590, 2008. doi: 10.1007/s10836-008-5072-4
33. Animesh Datta, **Swarup Bhunia**, Jung Hwan Choi, Saibal Mukhopadhyay, and Kaushik Roy "Profit Aware Circuit Design under Process Variations Considering Speed Binning", *IEEE Transactions on Very Large Scale Integration Systems*, vol. 16, no. 7, pp. 806-815, 2008. doi: 10.1109/TVLSI.2008.2000364
34. Rajat Subhra Chakraborty, Seetharam Narasimhan, and **Swarup Bhunia**, "Hybridization of CMOS with CNT-Based Nano Electromechanical Switch for Low Leakage and Robust Circuit Design", *IEEE Transactions on Circuits and Systems I (TCAS I)*, vol. 54, no. 11, pp. 2480-2488, 2007. doi: 10.1109/TCSI.2007.907828
35. Swaroop Ghosh, **Swarup Bhunia**, and Kaushik Roy, "Low-Power and Testable Circuit Synthesis Using Shannon Decomposition Based Structural Transformation", *ACM Transactions on Design Automation of Electronic Systems (TODAES)*, vol. 12, no. 4, pp. 47:1-47:6, 2007. doi: 10.1145/1278349.1278360
36. Amit Agarwal, Kunhyuk Kang, **Swarup Bhunia**, James Gallagher, and Kaushik Roy, "Device-Aware Yield-Centric Dual-Vt Design under Parameter Variations in Nano-Scale Technologies", *IEEE Transactions on Very Large Scale Integration Systems*, vol. 15, no. 6, pp. 660-671, 2007. doi: 10.1109/TVLSI.2007.898683
37. Swaroop Ghosh, **Swarup Bhunia**, and Kaushik Roy, "CRISTA: A New Paradigm for Low-power, Variation-Tolerant and Adaptive Circuit Synthesis Using Critical Path Isolation", *IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems*, vol. 26, no. 11, pp. 1947-1956, 2007 [**Top 10 downloaded papers in Nov 2007**]. doi: 10.1109/TCAD.2007.896305
38. Nilanjan Banerjee, Arijit Raychowdhury, Kaushik Roy, **Swarup Bhunia**, and Hamid Mahmoodi, "Novel Low-Overhead Operand Isolation Techniques for Low-Power Datapath Synthesis", *IEEE Transactions on Very Large Scale Integration Systems*, vol. 14, no. 9, pp. 1034-1039, 2006. DOI: 10.1109/ICCD.2005.80
39. Swaroop Ghosh, **Swarup Bhunia**, Arijit Raychowdhury, and Kaushik Roy, "A Novel Delay Fault Testing Methodology Using Low Overhead Built-In Delay Sensor", *IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems*, vol. 25, no. 12, pp. 2934-2943, 2006. DOI: 10.1109/TCAD.2006.882523
40. Animesh Datta, **Swarup Bhunia**, Saibal Mukhopadhyay, and Kaushik Roy, "Delay Modeling and Statistical Design of Pipelined Circuit under Process Variation", *IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems (TCAD)*, vol. 25, no. 11, pp. 2427-2436, 2006. DOI: 10.1109/TCAD.2006.873886
41. Saibal Mukhopadhyay, **Swarup Bhunia**, and Kaushik Roy, "Modeling and Analysis of Loading Effect on Leakage of Nanoscaled Bulk-CMOS Logic Circuits", *IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems (TCAD)*, vol. 25, no. 8, pp. 1486-1495, 2006. DOI: 10.1109/TCAD.2005.855934
42. Arijit Raychowdhury, Bipul Paul, **Swarup Bhunia**, and Kaushik Roy, "Computing with Sub-threshold Leakage: Device/Circuit/Architecture Co-design for Ultralow-power Subthreshold Operation", *IEEE Transactions on Very Large Scale Integration Systems (TVLSI)*, vol. 13, no. 11, pp. 1213-1224, 2005. DOI: 10.1109/TVLSI.2005.859590

43. Qikai Chen, Hamid Mahmoodi, **Swarup Bhunia**, and Kaushik Roy, "Efficient testing of SRAM with optimized March sequences and a Novel DFT Technique for emerging failures due to process variations", *IEEE Transactions on Very Large Scale Integration Systems (TVLSI)*, vol. 13, no. 11, pp. 1286-1295, 2005. DOI: 10.1109/TVLSI.2005.859565
44. **Swarup Bhunia** and Kaushik Roy, "A novel wavelet transform-based transient current analysis for fault detection and localization", *IEEE Transactions on Very Large Scale Integration Systems (TVLSI)*, vol. 13, no. 4, pp. 503-507, 2005. DOI: 10.1109/TVLSI.2004.842880
45. **Swarup Bhunia**, Animesh Datta, Nilanjan Banerjee, and Kaushik Roy, "GAARP: A Power-Aware GALS Architecture for Real-Time Algorithm-Specific Tasks", *IEEE Transactions on Computers (TCOMP)*, vol. 54, no. 6, pp. 752-766, 2005. DOI: 10.1109/TC.2005.99
46. **Swarup Bhunia**, Hamid Mahmoodi, Saibal Mukhopadhyay, Debjyoti Ghosh, and Kaushik Roy, "Low-Power Scan Design Using First Level Supply Gating", *IEEE Transactions on Very Large Scale Integration Systems (TVLSI)*, vol. 13, no. 3, pp. 384-395, 2005. DOI: 10.1109/TVLSI.2004.842885
47. **Swarup Bhunia**, Arijit Roychowdhury, and Kaushik Roy, "Frequency Specification Testing of Analog Filters Using Wavelet Transform of Dynamic Supply Current", *Journal of Electronic Testing: Theory and Applications (JETTA)*, vol. 21, no. 3, pp. 243-255, 2005. DOI: 10.1109/ISQED.2004.1283705
48. Lih-yih Chiou, **Swarup Bhunia**, and Kaushik Roy, "Synthesis of Application-Specific Highly Efficient Multi-Mode Cores for Embedded Systems", *ACM transactions on Embedded Computing System (TECS)*, vol. 4, no. 1, pp. 168-188, 2005. DOI: 10.1109/ISQED.2004.1283705
49. **Swarup Bhunia**, Arijit Raychowdhury, and Kaushik Roy, "Defect Oriented Testing of Analog Circuits Using Wavelet Analysis of Dynamic Supply Current", *Journal of Electronic Testing: Theory and Applications (JETTA)*, vol. 21, no. 2, pp. 147-159, 2005. DOI: 10.1007/s10836-005-6144-3
50. Hai Li, **Swarup Bhunia**, Yiran Chen, Kaushik Roy, and T. N. Vijaykumar, "DCG: Deterministic Clock-Gating for Low-Power Microprocessor Design", *IEEE Transactions on Very Large Scale Integration Systems (TVLSI)*, vol. 12, no. 3, pp. 245-254, 2004. DOI: 10.1109/TVLSI.2004.824307



## Conference Publications (*Full-Paper Refereed Archival Conferences*)

1. Jae-Won Jang, Jongsun Park, Swaroop Ghosh, and **Swarup Bhunia**, “Self-Correcting STTRAM under Magnetic Field Attacks”, to appear in *Design Automation Conference (DAC)*, 2015.
2. **Andrew Hennessy**, **Fengchao Zhang**, and **Swarup Bhunia**, “Trace Impedance based Authentication: A method towards Robust Counterfeit Printed Circuit Board (PCB) Detection”, to appear in *33<sup>rd</sup> IEEE VLSI Test Symposium (VTS)*, 2015.
3. **Yu Zheng**, **Abhishek Basak**, and **Swarup Bhunia**, “CACI: Dynamic Current Analysis towards Robust Recycled Chip Identification”, *Design Automation Conference (DAC)*, 2014. DOI: 10.1145/2593069.2593102
4. Wenjie Che, **Swarup Bhunia** and Jim Plusquellic, “A Non-Volatile Memory based Physically Unclonable Function without Helper Data”, *IEEE International Conference on Computer Aided Design (ICCAD)*, 2014. ISBN: 978-1-4799-6277-8
5. **Abhishek Basak**, **Yu Zheng**, and **Swarup Bhunia**, “Active Defense against Counterfeiting Attacks through Robust Antifuse-based On-Chip Locks”, *32<sup>nd</sup> IEEE VLSI Test Symposium (VTS)*, 2014. DOI: 10.1109/VTS.2014.6818793
6. **Wenchao Qian**, **Robert Karam**, and **Swarup Bhunia**, “Trade-off between Energy and Quality of Service through Dynamic Operand Truncation and Fusion”, *24<sup>th</sup> GLSVLSI Symposium*, 2014. DOI: [10.1145/2591513.2591561](https://doi.org/10.1145/2591513.2591561)
7. Sanchita Mal-Sarkar, **Aswin Krishna**, **Anandaroop Ghosh** and **Swarup Bhunia**, “Hardware Trojan Attacks in FPGA Devices: Threat Analysis and Effective Countermeasures”, *24<sup>th</sup> GLSVLSI Symposium*, 2014. DOI: [10.1145/2591513.2591520](https://doi.org/10.1145/2591513.2591520)
8. **Vaishnavi Ranganathan**, Srihari Rajgopal, Mehran Mehregany, and **Swarup Bhunia**, “Analysis of Practical Scaling Limits in Nanoelectromechanical Switches”, *The 9<sup>th</sup> Annual IEEE International Conference on Nano/Micro Engineered and Molecular Systems (NEMS)*, 2014.
9. Tina He, Vaishnavi Ranganathan, Rui Yang, Srihari Rajgopal, Mary Anne Tupta, Mehran Mehregany, **Swarup Bhunia**, and Philip X.-L. Feng, “Silicon Carbide (SiC) Nanoelectromechanical Switches and Logic Gates with Long Cycles and Robust Performance in Ambient Air and at High Temperature”, to appear in *IEEE International Electron Devices Meeting (IEDM)*, 2013. doi: 10.1109/IEDM.2013.6724562
10. Hadi Hajimiri, Prabhat Mishra, **Swarup Bhunia**, Branden Long, Yibo Li, and Rashmi Jha, “Content-aware Encoding for Improving Energy Efficiency in Resistive Random Access Memory”, *IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH)*, 2013. DOI: 10.1109/NanoArch.2013.6623048
11. **Vaishnavi Ranganathan**, Tina He, Srihari Rajgopal, Mehran Mehregany, Philip X.-L. Feng, and **Swarup Bhunia**, “Robust Nanomechanical Non-Volatile Memory for Computing at Extreme”, *9<sup>th</sup> IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH)*, 2013. DOI: 10.1109/NanoArch.2013.6623042
12. **Yu Zheng**, **MaryamSadat Hashemian**, and **Swarup Bhunia**, “RESP: A Robust Physical Unclonable Function Retrofitted into Embedded SRAM Array”, *Design Automation Conference (DAC)*, 2013.
13. **Xinmu Wang**, Wen Yueh, Debapriya Basu Roy, **Yu Zheng**, **Seetharam Narasimhan**, Saibal Mukhopadhyay, Debdeep Mukhopadhyay, and **Swarup Bhunia**, “Role of Power Grid in Side Channel Attack and Power-Grid-Aware Secure Design”, *Design Automation Conference (DAC)*, 2013.
14. Tina He, Vaishnavi Ranganathan, Rui Yang, Srihari Rajgopal, **Swarup Bhunia**, Mehran Mehregany, and Philip X.-L. Feng, “Time-Domain AC Measurement of SiC Nanoelectromechanical Switches toward High Speed Operations”, 17th International Conference on Solid-State Sensors, Actuators and Microsystems (Transducers), 2013. DOI: 10.1109/Transducers.2013.6626855
15. Yibo Li, Wenbo Chen, Ammaarah El-Amin, Rashmi Jha, **Swarup Bhunia**, and Philip X.-L. Feng, “A Reconfigurable Sensing and Computing Platform for Artificial Electronic Skins”, *MRS Spring Meeting (Symposium TT: Materials and Processes for Artificial Skin)*, April 2013.
16. Tina He, Rui Yang, Srihari Rajgopal, **Swarup Bhunia**, Mehran Mehregany, and Philip X.-L. Feng, “Dual-gate silicon carbide (SiC) lateral nanoelectromechanical switches”, *The 8<sup>th</sup> Annual IEEE International Conference on Nano/Micro Engineered and Molecular Systems (NEMS)*, 2013. [Best Student Paper Award] DOI: 10.1109/NEMS.2013.6559791
17. **Xinmu Wang**, **Seetharam Narasimhan**, **Aswin Krishna**, **Tatini Mal-Sarkar**, and **Swarup Bhunia**, “Software Exploitable Hardware Trojan Attacks in Embedded Processor”, *IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFTS)*, 2012. [Special session on hardware security] [Student Paper Award] DOI: 10.1109/DFT.2012.6378199

18. Tina He, Rui Yang, Srihari Rajgopal, Mary Anne Tupta, **Swarup Bhunia**, Mehran Mehregany, and Philip X.-L. Feng, "Robust Silicon Carbide (SiC) Nanoelectromechanical Switches with Long Cycles in Ambient and High Temperature Conditions", *26<sup>th</sup> IEEE International Conference on Micro Electro Mechanical Systems (MEMS)*, 2013. DOI: 10.1109/MEMSYS.2013.6474292
19. Abhishek Basak, Vaishnavi Ranganathan, and **Swarup Bhunia**, "A Wearable Ultrasonic Assembly for Point-Of-Care Autonomous Diagnostics of Malignant Growth", *IEEE EMBS Special Topic Conference on Point-of-Care Healthcare Technologies (PoCHT)*, 2013. [**Student Paper Competition Winner (2<sup>nd</sup> Place)**] DOI: 10.1109/PHT.2013.6461301
20. Yu Zheng, Aswin Raghav Krishna, and **Swarup Bhunia**, "ScanPUF: Robust Ultralow Overhead PUF Using Scan Chain", *IEEE/ACM Asia and South Pacific Design Automation Conference (ASP-DAC)*, 2013. DOI: 10.1109/ASPDAC.2013.6509668
21. Maryamsadat Hashemian and **Swarup Bhunia**, "Ultralow-Power and Robust Embedded Memory for Bioimplantable Microsystems", *26<sup>th</sup> IEEE International Conference on VLSI Design (VLSI-D)*, 2013. DOI: 10.1109/VLSID.2013.164
22. Hadi Hajimiri, Prabhat Mishra, and **Swarup Bhunia**, "Dynamic Cache Tuning for Efficient Memory Based Computing in Multicore Architectures", *26<sup>th</sup> IEEE International Conference on VLSI Design (VLSI-D)*, 2013. DOI: 10.1109/VLSID.2013.161
23. Abhishek Basak, Vaishnavi Ranganathan, Seetharam Narasimhan, and **Swarup Bhunia**, "Implantable Ultrasonic Dual Functional Assembly Detection and Treatment of Anomalous Growth", *34<sup>th</sup> Annual International Conference of the IEEE Engineering in Medicine and Biology Society (EMBC)*, 2012. [**Student Best Paper Finalist**] DOI: 10.1109/EMBC.2012.6345898
24. Kamran Rahmani, Prabhat Mishra, and **Swarup Bhunia**, "RMBC: Reconfigurable Memory-based Computing for Performance and Energy Improvement in Multicore Architectures", *22<sup>nd</sup> GLSVLSI Conference*, 2012. DOI: 10.1145/2206781.2206851
25. Xinmu Wang, Seetharam Narasimhan, and **Swarup Bhunia**, "SCARE: Side-Channel Analysis based Reverse Engineering for Post-Silicon Validation", *25<sup>th</sup> IEEE International Conference on VLSI Design (VLSI)*, 2012. DOI: 10.1109/VLSID.2012.88
26. Anandaroop Ghosh, Somnath Paul, and **Swarup Bhunia**, "Energy-Efficient Application Mapping in FPGA through Computation in Embedded Memory Blocks", *25<sup>th</sup> IEEE International Conference on VLSI Design (VLSI)*, 2012. DOI: 10.1109/VLSID.2012.108
27. Lei Wang, Somnath Paul, and **Swarup Bhunia**, "Width-Aware Fine-Grained Dynamic Supply Gating: A Design Methodology for Low-Power Datapath and Memory", *25<sup>th</sup> IEEE International Conference on VLSI Design (VLSI)*, 2012. [**Best paper award**] DOI: 10.1109/VLSID.2012.94
28. Rajat Subhra Chakraborty, Seetharam Narasimhan and **Swarup Bhunia**, "Embedded Software Security through Key-based Control Flow Obfuscation", *International Conference on Security Aspects in Information Technology, High-Performance Computing and Networking (InfoSecHiComNet)*, 2011. DOI: 10.1007/978-3-642-24586-2\_5
29. Abhishek Basak, Seetharam Narasimhan, and **Swarup Bhunia**, "Low Power Implantable Ultrasound Imager for Online Monitoring of Tumor Growth", *33<sup>rd</sup> Annual International Conference of the IEEE Engineering in Medicine and Biology Society (EMBC)*, 2011. DOI: 10.1109/IEMBS.2011.6090789
30. Aswin Raghav Krishna, Seetharam Narasimhan, Xinmu Wang, and **Swarup Bhunia**, "MECCA: A Robust Low-Overhead PUF using Embedded Memory Array", *Workshop on Cryptographic Hardware and Embedded Systems (CHES)*, 2011. [Best paper candidate – one of the top 13 papers considered for best paper award] DOI: 10.1007/978-3-642-23951-9\_27
31. Xinmu Wang, Seetharam Narasimhan, Somnath Paul, and **Swarup Bhunia**, "NEMTronics: Symbiotic Integration of Nanoelectronic and Nanomechanical Devices for Energy-Efficient Adaptive Computing", *7<sup>th</sup> IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH)*, 2011. DOI: 10.1109/NANOARCH.2011.5941506
32. Abhishek Basak, Seetharam Narasimhan, and **Swarup Bhunia**, "KiMS: Kids' Health Monitoring System at Day-Care Centers using Wearable Sensors and Vocabulary-based Acoustic Signal Processing", *13<sup>th</sup> IEEE International Conference on e-Health Networking, Application & Services (Healthcom)*, 2011. DOI: 10.1109/HEALTH.2011.6026744

33. Seetharam Narasimhan, Xinmu Wang, Dongdong Du, Rajat Subhra Chakraborty, and **Swarup Bhunia**, "TeSR: A Robust Temporal Self-Referencing Approach for Hardware Trojan Detection", *4<sup>th</sup> IEEE International Symposium on Hardware-Oriented Security and Trust (HOST)*, 2011. DOI: 10.1109/HST.2011.5954999
34. Subho Chatterjee, Saibal Mukhopadhyay, Mitchelle Rasquinha, Sudhakar Yalamanchili, **Swarup Bhunia**, and Somnath Paul, "Energy Efficient Circuit-System Codesign For Spin Torque Transfer Random Access Memory (STTRAM) In Submicron Technologies", *Non-Volatile Memories Workshop (NVMW)*, 2011.
35. Xinmu Wang, Seetharam Narasimhan, Aswin Krishna, Francis G. Wolff, Hari and **Swarup Bhunia**, "High-Temperature (>500°C) FPGA Using SiC Nano-Electro-Mechanical System Switches", *Design Automation and Test in Europe (DATE)*, 2011. DOI: 10.1109/DATE.2011.5763175
36. Subidh Ali, Debdeep Mukhopadhyay, Rajat Subhra Chakraborty, and **Swarup Bhunia**, "Multi-level Attack: an Emerging Threat Model for Cryptographic Hardware", *Design Automation and Test in Europe (DATE)*, 2011. DOI: 10.1109/DATE.2011.5763307
37. Somnath Paul and **Swarup Bhunia**, "Memory Based Computing: Reshaping the fine-grained logic in a reconfigurable framework", *18<sup>th</sup> ACM/SIGDA International Symposium on Field-Programmable Gate Arrays (FPGA)*, 2011. [Accepted as a poster presentation, ~25% acceptance rate] doi:[10.1145/1950413.1950481](https://doi.org/10.1145/1950413.1950481)
38. Keerthi Kunaparaju, Seetharam Narasimhan, and **Swarup Bhunia**, "VaROT: Variation-Tolerant DSP Circuits Using Post-Silicon Truncation of Operand Width", *IEEE International Conference on VLSI Design (VLSI)*, 2011. DOI: 10.1109/VLSID.2011.58
39. Seetharam Narasimhan, Somnath Paul, Rajat Subhra Chakraborty, Francis Wolff, Christos Papachristou, Daniel Weyer, and **Swarup Bhunia**, "System Level Self-Healing for Parametric Yield and Reliability Improvement under Power Bound," *NASA/ESA Conference on Adaptive Hardware and Systems (AHS)*, 2010. DOI: 10.1109/AHS.2010.5546231
40. Rajat Subhra Chakraborty and **Swarup Bhunia**, "Embedded Software Security Through Key-based Obfuscation", poster presentation in *Workshop on Cryptographic Hardware and Embedded Systems (CHES)*, 2010.
41. Seetharam Narasimhan, Xinmu Wang, and **Swarup Bhunia**, "Implantable Electronics: Emerging Design Issues and An Ultra Light-weight Security Solution", *IEEE Engineering in Medicine and Biology Society Conference (EMBC)*, 2010. DOI: 10.1109/IEMBS.2010.5627327
42. Seetharam Narasimhan, David McIntyre, Yu Zhou, Francis Wolff, Daniel Weyer, and **Swarup Bhunia**, "A Supply-Demand Model Based Scalable Energy Management System for Improved Energy Utilization Efficiency", *IEEE International Green Computing Conference (IGCC)*, 2010. [Acceptance rate: 30% (22 out of 73)]. DOI: 10.1109/GREENCOMP.2010.5598260
43. Dongdong Du, Seetharam Narasimhan, Rajat Subhra Chakraborty and **Swarup Bhunia**, "Self-Referencing: A Scalable Side-Channel Approach for Hardware Trojan Detection", *Workshop on Cryptographic Hardware and Embedded Systems (CHES)*, 2010, pp 173-187. DOI: 10.1007/978-3-642-15031-9\_12
44. Somnath Paul and **Swarup Bhunia**, "VAIL: Variation-Aware Issue Logic and Performance Binning for Processor Yield and Profit Improvement", *International Symposium on Low Power Electronics and Design (ISLPED)*, 2010.
45. David McIntyre, Francis Wolff, Chris Papachristou, and **Swarup Bhunia**, "Trustworthy Computing in a Multi-Core System Using Distributed Scheduling", *IEEE International On-Line Testing Symposium (IOLTS)*, 2010, PP. 211-213. DOI: 10.1109/IOLTS.2010.5560200
46. Chris Papachristou, **Swarup Bhunia**, and Francis Wolff, "Network Calibration of Embedded Sensors", *IEEE National Aerospace and Electronics Conference (NAECON)*, 2010. DOI: 10.1109/NAECON.2010.5712959
47. Dongdong Du, Seetharam Narasimhan, Rajat Subhra Chakraborty, Chris Papachristou, Somnath Paul, and **Swarup Bhunia**, "Multiple-Parameter Side-Channel Analysis: A Non-invasive Hardware Trojan Detection Approach", *IEEE Symposium on Hardware Oriented Security and Trust (HOST)*, 2010. **[Best paper candidate]** DOI: 10.1109/HST.2010.5513122
48. Rajat Subhra Chakraborty and **Swarup Bhunia**, "RTL Hardware IP Protection Using Key-Based Control and Data Flow Obfuscation", *23<sup>rd</sup> International Conference on VLSI Design*, pp. 405-410, 2010. DOI: 10.1109/VLSI.Design.2010.54
49. Somnath Paul, Subho Chatterjee, Saibal Mukhopadhyay and **Swarup Bhunia**, "Nanoscale Reconfigurable Computing Using Non-Volatile 2-D STTRAM Array", *9<sup>th</sup> International Conference on Nanotechnology (IEEE Nano)*, pp. 880-883, 2009.

50. Somnath Paul, Subho Chatterjee, Saibal Mukhopadhyay and **Swarup Bhunia**, "A Circuit-Software Co-Design Approach for Improving EDP in Reconfigurable Frameworks," *IEEE International Conference on Computer Aided Design (ICCAD)*, pp. 109-112, 2009. doi: [10.1145/1687399.1687423](https://doi.org/10.1145/1687399.1687423)
51. Somnath Paul, Saibal Mukhopadhyay and **Swarup Bhunia**, "A Variation-Aware Preferential Design Approach for Memory Based Reconfigurable Computing," *IEEE International Conference on Computer Aided Design (ICCAD)*, pp. 180-183, 2009. DOI: 10.1109/TVLSI.2013.2295538
52. Rajat Subhra Chakraborty and **Swarup Bhunia**, "Security through Obscurity: An Approach for Protecting Register Transfer Level Hardware IP," *IEEE Hardware Oriented Security and Trust (HOST) Workshop*, pp. 96-99, 2009. DOI: 10.1109/HST.2009.5224963
53. David McIntyre, Francis Wolff, Chris Papachristou, **Swarup Bhunia** and Dan Weyer, "Dynamic Evaluation of Hardware Trust," *IEEE Hardware Oriented Security and Trust (HOST) Workshop*, pp. 108-111, 2009. DOI: 10.1109/HST.2009.5224990
54. Rajat Subhra Chakraborty and **Swarup Bhunia**, "Security against Hardware Trojan through a Novel Application of Design Obfuscation," *IEEE International Conference on Computer Aided Design (ICCAD)*, pp. 113-116, 2009. doi: [10.1145/1687399.1687424](https://doi.org/10.1145/1687399.1687424)
55. Rajat Subhra Chakraborty, Francis Wolff, Somnath Paul, Christos Papachristou and **Swarup Bhunia**, "MERO: A Statistical Approach for Hardware Trojan Detection," *Workshop on Cryptographic Hardware and Embedded Systems (CHES)*, pp. 396-410, 2009. [Acceptance rate: 20%]. doi: 10.1007/978-3-642-04138-9\_28
56. Seetharam Narasimhan, Hillel J. Chiel and **Swarup Bhunia**, "A Preferential Design Approach for Energy-Efficient and Robust Implantable Neural Signal Processing", *IEEE Engineering in Medicine and Biology Society Conference (EMBC)*, pp. 6383-6386, 2009 [**Student Best Paper Finalist**]. doi: 10.1109/IEMBS.2009.5333729
57. Te-Hao Lee, Kevin M. Speer, Xiaohan Fu, **Swarup Bhunia**, and Mehran Mehregany, "Polycrystalline Silicon Carbide NEMS for High-Temperature Logic," pp. 900-903, *Transducers*, 2009. doi: 10.1109/SENSOR.2009.5285907
58. Te-Hao Lee, Kevin M. Speer, Kenji Okino, Xiaohan Fu, **Swarup Bhunia**, and Mehran Mehregany, "Polycrystalline-SiC Nanoelectromechanical Switches for High-Temperature Switching and Logic Applications", *IEEE Nanotechnology and Device Conference (NMDC)*, 2008.
59. Rajat Subhra Chakraborty and **Swarup Bhunia**, "Hardware Protection Through Netlist-Level Obfuscation", *IEEE International Conference on Computer Aided Design (ICCAD)*, pp. 674-677, 2008. DOI: 10.1109/ICCAD.2008.4681649
60. Somnath Paul, Saibal Mukhopadhyay, and **Swarup Bhunia**, "Hybrid CMOS-STTRAM FPGA Design Optimization for Low Power and High Integration Density", *IEEE International Conference on Computer Aided Design (ICCAD)*, pp. 589-592, 2008. DOI: 10.1109/ICCAD.2008.4681636
61. Seetharam Narasimhan, Miranda Cullins, Hillel Chiel, and **Swarup Bhunia**, "Wavelet-Based Neural Pattern Analyzer for Behaviorally Significant Burst Pattern Recognition", *IEEE Engineering in Medicine and Biology Society Conference (EMBC)*, pp. 38-41, 2008. DOI: 10.1109/IEMBS.2008.4649085
62. Rajat Subhra Chakraborty, Somnath Paul, and **Swarup Bhunia**, "On-Demand Transparency for Improving Hardware Trojan Detectability", *IEEE Hardware Oriented Security and Trust (HOST) Workshop*, pp. 48-50, 2008. DOI: 10.1109/HST.2008.4559048
63. Seetharam Narasimhan, Somnath Paul, and **Swarup Bhunia**, "Collective Computing Based on Swarm Intelligence", *Design Automation Conference (DAC)*, pp. 349-350, 2008 [as a WACI (Wild and Crazy Ideas) paper]. doi: [10.1145/1391469.1391561](https://doi.org/10.1145/1391469.1391561)
64. Somnath Paul and **Swarup Bhunia**, "Reconfigurable Computing Using Content Addressable Memory for Improved Performance and Resource Usage", *Design Automation Conference (DAC)*, pp. 786-791, 2008. doi: [10.1145/1391469.1391670](https://doi.org/10.1145/1391469.1391670)
65. Matthew Holtz, Seetharam Narasimhan, and **Swarup Bhunia**, "On-die CMOS Voltage Droop Detection and Dynamic Compensation", *Great Lakes Symposium on VLSI (GLSVLSI)*, pp. 35-40, 2008. doi: [10.1145/1366110.1366122](https://doi.org/10.1145/1366110.1366122)
66. Rajat Subhra Chakraborty and **Swarup Bhunia**, "Micropipeline-Based Asynchronous Design Methodology for Robust System Design Using Nanoscale Crossbar", *IEEE International Symposium on Quality Electronic Design (ISQED)*, pp. 697-701, 2008. doi: 10.1109/ISQED.2008.4479822

67. **Swarup Bhunia**, Arijit Roychowdhury, and Kaushik Roy, "Frequency Specification Testing of Analog Filters Using Wavelet Transform of Dynamic Supply Current", *Journal of Electronic Testing (JETTA)*, vol. 21, no. 3, pp. 243-255, 2005. doi: 10.1109/ISQED.2004.1283705
68. **Yu Zhou**, **Somnath Paul**, and **Swarup Bhunia**, "Towards Uniform Temperature Distribution in SOI Circuits Using Carbon Nanotube Based Thermal Interconnect", *IEEE International Symposium on Quality Electronic Design (ISQED)*, pp. 861-866, 2008. doi: 10.1109/ISQED.2008.4479851
69. **Lawrence Leinweber** and **Swarup Bhunia**, "Fine-Grained Supply Gating Through Hypergraph Partitioning and Shannon Decomposition for Active Power Reduction", *Design Automation and Test in Europe (DATE)*, pp. 373-378, 2008. doi: [10.1145/1403375.1403466](https://doi.org/10.1145/1403375.1403466)
70. **Yu Zhou**, **Somnath Paul** and **Swarup Bhunia**, "Harvesting Wasted Heat in a Microprocessor Using Thermo-Electric Generators: Modeling, Analysis and Measurement", *Design Automation and Test in Europe (DATE)*, pp. 98-103, 2008. doi: [10.1145/1403375.1403403](https://doi.org/10.1145/1403375.1403403)
71. Francis Wolff, Christos Papachristou, **Rajat Subhra Chakraborty**, and **Swarup Bhunia**, "Towards Trojan-Free Trusted ICs: Problem Analysis and a Low-Overhead Detection Scheme", *Design Automation and Test in Europe (DATE)*, pp. 1362-1365, 2008. doi: [10.1145/1403375.1403703](https://doi.org/10.1145/1403375.1403703)
72. **Rajat Subhra Chakraborty**, **Somnath Paul**, and **Swarup Bhunia**, "Analysis and Robust Design of Diode-Resistor Based Nanoscale Crossbar PLA Circuits", *International Conference on VLSI Design*, pp. 441-446, 2008. doi: 10.1109/VLSI.2008.44
73. **Somnath Paul** and **Swarup Bhunia**, "MBCAR: A Scalable Memory Based Reconfigurable Computing Framework for Nanoscale Devices", *Asia and South Pacific Design Automation Conference (ASP-DAC)*, pp. 77-82, 2008. DOI: 10.1109/ASPDAC.2008.4484057
74. **Seetharam Narasimhan**, **Yu Zhou**, Hillel J. Chiel, and **Swarup Bhunia**, "Low-Power VLSI Architecture for Neural Data Compression Using Vocabulary-based Approach", *IEEE Biomedical Circuits and Systems Conference (BioCAS)*, 2007. DOI: 10.1109/BIOCAS.2007.4463327
75. **Somnath Paul** and **Swarup Bhunia**, "Memory Based Computation Using Embedded Cache for Processor Yield and Reliability Improvement", *International Conference on Computer Design (ICCD)*, pp. 341-346, 2007. doi: 10.1109/ICCD.2007.4601922
76. **Somnath Paul**, **Siva Krishnamurthy**, Hamid Mahmoodi, and **Swarup Bhunia**, "Low-Overhead Design Technique for Calibration of Maximum Frequency at Multiple Operating Points", *IEEE International Conference on Computer Aided Design (ICCAD)*, pp. 401-404, 2007. DOI: 10.1109/ICCAD.2007.4397298
77. **Yu Zhou**, Shijo Thekkel, and **Swarup Bhunia**, "Low power FPGA Design Using Hybrid CMOS-NEMS Approach", *International Symposium on Low Power Electronics and Design (ISLPED)*, pp. 14-19, 2007. DOI: 10.1145/1283780.1283785
78. **Somnath Paul**, **Rajat Chakraborty**, and **Swarup Bhunia**, "Defect-Aware Configurable Computing in Nano-crossbar Fabric for Improved Yield", *IEEE International On-Line Testing Symposium (IOLTS)*, pp. 29-36, 2007. DOI: 10.1109/IOLTS.2007.25
79. **Swaroop Ghosh**, Patrick N. Dai, **Swarup Bhunia**, and Kaushik Roy, "Tolerance to Small Delay Defects by Adaptive Clock Stretching", *IEEE International On-Line Testing Symposium (IOLTS)*, pp. 244-252, 2007. DOI: 10.1109/IOLTS.2007.67
80. **Seetharam Narasimhan**, Massood Tabib-Azar, Hillel J. Chiel, and **Swarup Bhunia**, "Neural Data Compression with Wavelet Transform: A Vocabulary Based Approach", *IEEE EMBS Conference on Neural Engineering*, pp. 666-669, 2007. DOI: 10.1109/CNE.2007.369760
81. **Somnath Paul**, **Rajat Subhra Chakraborty**, and **Swarup Bhunia**, "VIm-Scan: A Low Overhead Scan Design Approach for Protection of Secret Key in Scan-Based Secure Chips", *IEEE VLSI Test Symposium (VTS)*, pp. 455-460, 2007. DOI: 10.1109/VTS.2007.89
82. **Rajat Chakraborty**, **Seetharam Narasimhan**, **Swarup Bhunia**, "Hybridization of CMOS with CNT-based Complementary Nano Electro-Mechanical Switch for Low-Leakage and Robust Embedded Memory Design", *Nanotech*, pp. 134-137, 2007.
83. **Siva Krishnamurthy**, **Somnath Paul**, and **Swarup Bhunia**, "Adaptation to Temperature-Induced Delay Variations in Logic Circuits Using Low-Overhead Online Delay Calibration", *IEEE International Symposium on Quality Electronic Design (ISQED)*, pp. 755-760, 2007. doi: 10.1109/ISQED.2007.29

84. Swaroop Ghosh, **Swarup Bhunia**, and Kaushik Roy, "Low-Overhead Circuit Synthesis for Temperature Adaptation Using Dynamic Voltage Scheduling", *Design Automation and Test in Europe (DATE)*, pp.1532-1537, 2007. DOI: 10.1109/DATE.2007.364518
85. **Swarup Bhunia**, Massood Tabib-Azar, and Daniel Saab, "Ultralow-Power Adaptive System Architecture Using Complementary Nano-Electromechanical Carbon Nanotube Switches," *NANOARCH*, Boston, MA, 2006.
86. Massood Tabib-Azar, **Swarup Bhunia**, and Daniel Saab, "Complimentary Nano-Electromechanical Carbon Nanotube Switches," *Electrochem. Soc.* 602, 2138, Cancun, Mexico, 2006. doi: **10.1149/1.2357277**
87. **Swarup Bhunia**, Massood Tabib Azar, and Daniel Saab, "Ultralow-Power Reconfigurable Computing with Complementary Nano-Electromechanical Carbon Nanotube Switches", *Asia and South Pacific Design Automation Conference (ASP-DAC)*, pp. 86-91, 2007. doi: [10.1109/ASPDAC.2007.357797](https://doi.org/10.1109/ASPDAC.2007.357797)
88. Swaroop Ghosh, **Swarup Bhunia**, and Kaushik Roy, "A New Paradigm for Low-power, Variation-Tolerant and Adaptive Circuit Synthesis Using Critical Path Isolation", *IEEE International Conference on Computer Aided Design (ICCAD)*, pp. 619-624, 2006. doi: [10.1145/1233501.1233628](https://doi.org/10.1145/1233501.1233628)
89. Ashish Goel, **Swarup Bhunia**, Hamid Mahmoodi, and Kaushik Roy, "A Low-Overhead Design of Soft-Error-Tolerant Scan Flip-Flop with Enhanced-Scan Capability", *Asia and South Pacific Design Automation Conference (ASP-DAC)*, pp. 665-670, 2006. doi: 10.1109/ASPDAC.2006.1594762
90. Animesh Datta, **Swarup Bhunia**, Jung Hwan Choi, Saibal Mukhopadhyay, and Kaushik Roy, "Speed Binning Aware Design Methodology to Improve Profit under Parameter Variations", *Asia and South Pacific Design Automation Conference (ASP-DAC)*, pp. 712-717, 2006 [**Best Paper Nominee**]. DOI: 10.1109/ASPDAC.2006.1594770
91. Nilanjan Banerjee, **Swarup Bhunia**, Hamid Mahmoodi, and Kaushik Roy, "Low Power Synthesis of Dynamic Logic Circuits Using Fine-Grained Clock Gating", *Design Automation and Test in Europe (DATE)*, pp. 862-867, 2006. DOI: 10.1109/DATE.2006.243769
92. Swaroop Ghosh, **Swarup Bhunia**, Arijit Raychowdhury, Kaushik Roy, "Delay Fault Localization in Test-Per-Scan BIST Using Built-In Delay Sensor", pp. 31-36, *International On-Line Test Symposium (IOLTS)*, 2006. DOI: 10.1109/IOLTS.2006.19
93. Arijit Raychowdhury, Bipul Chandra Paul, **Swarup Bhunia**, Kaushik Roy, "Ultralow power computing with sub-threshold leakage: a comparative study of bulk and SOI technologies", *Design and Test in Europe (DATE)*, 2006, pp. 183. DOI: 10.1109/DATE.2006.243768
94. Amit Agarwal, Kunhyuk Kang, **Swarup Bhunia**, and Kaushik Roy, "Effectiveness of Low Power Dual-Vt Designs in Nano-Scale Technologies under Process Parameter Variations", *International Symposium on Low Power Electronics and Design (ISLPED)*, pp. 14-19, 2005. DOI: 10.1109/LPE.2005.195478
95. **Swarup Bhunia**, Hamid Mahmoodi, Nilanjan Banerjee, Qikai Chen, and Kaushik Roy, "A Novel Synthesis Approach for Active Leakage Power Reduction Using Supply Gating", *Design Automation Conference (DAC)*, pp. 479-484, 2005. DOI: [10.1109/DAC.2005.193857](https://doi.org/10.1109/DAC.2005.193857)
96. Qikai Chen, Hamid Mahmoodi, **Swarup Bhunia**, and Kaushik Roy, "Analysis of New Fault Mechanisms and Test Methodologies for Failures in SRAM due to Process Variations", *VLSI Test Symposium (VTS)*, 2005. DOI: 10.1109/TVLSI.2005.859565
97. Animesh Datta, Saibal Mukhopadhyay, **Swarup Bhunia**, Kaushik Roy, "Yield Prediction of High Performance Pipelined Circuit with Respect to Delay Failures in Sub-100nm Technology", *International On-Line Test Symposium (IOLTS)*, 2005, pp. 275-280, Cited by 3. DOI: 10.1109/IOLTS.2005.71
98. Animesh Datta, **Swarup Bhunia**, Saibal Mukhopadhyay, Kaushik Roy, "A Statistical Approach to Area-Constrained Yield Enhancement for Pipelined Circuits under Parameter Variations", *Asian Test Symposium (ATS)*, 2005, pp. 170-175, Cited by 2. DOI: 10.1109/ATS.2005.16
99. Swaroop Ghosh, **Swarup Bhunia**, Kaushik Roy, "Shannon Expansion Based Supply-Gated Logic for Improved Power and Testability", *Asian Test Symposium (ATS)*, pp. 404-409, 2005. DOI: 10.1109/ATS.2005.98
100. **Swarup Bhunia**, Hamid Mahmoodi-Meimand, Arijit Raychowdhury, Kaushik Roy, "A Novel Low-overhead Delay Testing Technique for Arbitrary Two-Pattern Test Application", *Design and Test in Europe (DATE)*, pp. 1136-1141, 2005. DOI: 10.1109/DATE.2005.27
101. Saibal Mukhopadhyay, **Swarup Bhunia**, Kaushik Roy, "Modeling and Analysis of Loading Effect in Leakage of Nano-Scaled Bulk-CMOS Logic Circuits", *Design and Test in Europe (DATE)*, pp. 224-229, 2005. DOI: 10.1109/DATE.2005.210

102. Nilanjan Banerjee, Arijit Raychowdhury, **Swarup Bhunia**, Hamid Mahmoodi-Meimand, Kaushik Roy, "Novel Low-Overhead Operand Isolation Techniques for Low-Power Datapath Synthesis", *International Conference on Computer Design (ICCD)*, pp. 1034-1039, 2005. DOI: 10.1109/ICCD.2005.80
103. Animesh Datta, **Swarup Bhunia**, Nilanjan Banerjee, Kaushik Roy, "A Power-Aware GALS Architecture for Real-Time Algorithm-Specific Tasks", *International Symposium on Quality Electronic Design (ISQED)*, pp. 358-363, 2005. DOI: 10.1109/ISQED.2005.12
104. **Swarup Bhunia**, Hamid Mahmoodi-Meimand, Debjyoti Ghosh, Kaushik Roy, "Power Reduction in Test-Per-Scan BIST with Supply Gating and Efficient Scan Partitioning", *International Symposium on Quality Electronic Design (ISQED)*, pp. 453-458, 2005. DOI: 10.1109/ISQED.2005.96
105. **Swarup Bhunia**, Arijit Raychowdhury, Kaushik Roy, "Frequency Specification Testing of Analog Filters Using Wavelet Transform of Dynamic Supply Current", *International Symposium on Quality Electronic Design (ISQED)*, pp. 243-255, 2004. DOI: 10.1109/ISQED.2004.1283705
106. **Swarup Bhunia**, Hamid Mahmoodi-Meimand, Arijit Raychowdhury, Kaushik Roy, "First Level Hold: A Novel Low-Overhead Delay Fault Testing Technique", *IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (DFT)*, pp. 314-315, 2004. DOI: 10.1109/DFTVS.2004.1347854
107. Debjyoti Ghosh, **Swarup Bhunia**, Kaushik Roy, "A Technique to Reduce Power and Test Application Time in BIST", *International On-Line Test Symposium (IOLTS)*, pp. 182-184, 2004. DOI: 10.1109/OLT.2004.1319684
108. **Swarup Bhunia**, Hamid Mahmoodi, Saibal Mukhopadhyay, Debjyoti Ghosh, and Kaushik Roy, "A Novel Low Power Scan Design Technique Using Supply Gating", *International Conference on Computer Design (ICCD)*, pp. 60-65, 2004. **[Best Paper Award]**. DOI: 10.1109/ICCD.2004.1347900
109. **Swarup Bhunia**, Arijit Raychowdhury, Kaushik Roy, "Trim Bit Setting of Analog Filters Using Wavelet-Based Supply Current Analysis", *Design Automation and Test in Europe (DATE)*, 2004, pp. 10704-10709, 2004. DOI: 10.1109/DATE.2004.1268941
110. **Swarup Bhunia** and Kaushik Roy, "Defect Oriented Testing of Analog Circuits Using Wavelet Analysis of Dynamic Current", *Latin American Test Workshop (LATW)*, 2003. **[Best Paper Award]**.
111. Debjyoti Ghosh, **Swarup Bhunia**, and Kaushik Roy, "Multiple Scan Chain Design Technique for Power Reduction during Test Application in BIST", *IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (DFT)*, pp. 191-196, 2003. DOI: 10.1109/DFTVS.2003.1250112
112. Hai Li, **Swarup Bhunia**, Yiran Chen, Kaushik Roy, and T. N. Vijaykumar. "Deterministic Clock Gating for Microprocessor Power Reduction", *International Symposium on High-Performance Computing Architecture (HPCA)*, pp. 113-122, 2003. DOI: 10.1109/HPCA.2003.1183529
113. Lih-yih Chiou, **Swarup Bhunia**, and Kaushik Roy, "Synthesis of Application Specific Multi-Mode Systems", *Design automation and Test in Europe (DATE)*, pp. 96-101, 2003. DOI: 10.1109/DATE.2003.1253593
114. **Swarup Bhunia** and Kaushik Roy, "Fault Detection and Diagnosis Using Wavelet Based Transient Current Analysis", *Design Automation and Test in Europe (DATE)*, pp. 1118-1119, 2002. DOI: 10.1109/DATE.2002.998474
115. **Swarup Bhunia** and Kaushik Roy, "Dynamic Supply Current Testing of Analog Circuits Using Wavelet Transform", *VLSI Test Symposium (VTS)*, pp. 302-307, 2002. DOI: [10.1109/VTS.2002.1011158](https://doi.org/10.1109/VTS.2002.1011158)
116. **Swarup Bhunia**, Kaushik Roy and Jaime Segura "A Novel Wavelet Transform Based Transient Current Analysis for Fault Detection and Localization", *Design Automation Conference (DAC)*, pp. 361-366, 2002. DOI: 10.1109/DAC.2002.1012650
117. **Swarup Bhunia**, Hai Li, and Kaushik Roy, "Gated-Ground Cache: A High Performance  $I_{DDQ}$ -Testable Cache for Scaled CMOS Technologies", *IEEE Asian Test Symposium (ATS)*, pp. 157-162, 2002. DOI: 10.1109/ATS.2002.1181704
118. **Swarup Bhunia**, Subhasish Majumdar, Ayon Sirkar, and Susmita Sur-kolay, "Topological Routing amidst Polygonal Obstacles", *13<sup>th</sup> International VLSI Conference (VLSI Design)*, pp. 274-279, 2000. DOI: 10.1109/ICVD.2000.812621
119. **Swarup Bhunia**, Soumya Ghosh, Pramod Kumar, Partha Das, and Jayanta Mukherjee, "Design, Simulation and Synthesis of an ASIC for Fractal Image Coding", *12<sup>th</sup> International VLSI Conference (VLSI Design)*, pp. 544-549, 1999. DOI: 10.1109/ICVD.1999.745211

## Other Conference Publications (*Invited or Abstract Reviewed*)

---

1. Robert Karam, Dennis Bourbeau, Steve Majerus, Iryna Makovey, Howard B. Goldman, Margot S. Damaser, and **Swarup Bhunia**, “Real-Time Contraction Event Detection from Bladder Pressure Recordings for Effective Diagnosis and Treatment of Urinary Incontinence”, *Innovating for Continence meeting*, Chicago, USA, April 2015. [Upcoming]
2. **Swarup Bhunia**, “What is Hardware Security?”, Vol. 44, No. 12, *ACM/SIGDA E-Newsletter*, December, 2014.
3. Somnath Paul, Saibal Mukhopadhyay, and **Swarup Bhunia**, “Robust Low-Power Reconfigurable Computing with a Variation-Aware Preferential Design Approach”, *IEEE International Conference on Integrated Circuit Design and Technology (ICICDT)*, 2014. DOI: 10.1109/ICICDT.2014.6838621
4. **Swarup Bhunia**, Vaishnavi Ranganathan, Tina He, Srihari Rajgopal, Rui Wang, Mehran Mehregany and Philip Feng, “Toward Ultralow-Power Computing at Extreme with Silicon Carbide (SiC) Nanoelectromechanical Logic”, *Design Automation and Test in Europe (DATE)*, 2014. [Invited article in Special Session on “Beyond CMOS Ultralow-power Computing”] DOI: 10.7873/DATE2014.246
5. Somnath Paul, Robert Karam, **Swarup Bhunia**, and Ruchir Puri, “Energy-Efficient Hardware Acceleration through Computing in the Memory”, in *Design Automation and Test in Europe (DATE)*, 2014. [Invited article in Special Session on “Memcomputing: the Cape of Good Hope”] DOI: 10.7873/DATE2014.279
6. **Swarup Bhunia** and Abhishek Basak, “Secure and Trusted SoC: Challenges and Emerging Solutions”, *14<sup>th</sup> International Workshop on Microprocessor Test and Verification (MTV)*, Austin, USA, 2013. [Invited article in Special Session on Security test and verification]
7. Abhishek Basak, Yu Zheng, Jangwon Park, Jongsun Park, and **Swarup Bhunia**, “Reconfigurable ECC for Adaptive Protection of Memory”, *IEEE International Midwest Symposium on Circuits and Systems (MWSCAS)*, 2013. [Invited article in special session on Self-Healing and Self-adaptive RF/Mixed-signal circuits for low-cost, high-yield and robust systems]. DOI: 10.1109/MWSCAS.2013.6674841
8. Xinmu Wang, Seetharam Narasimhan, Aswin Krishna, Tatini Mal-Sarkar, and **Swarup Bhunia**, “Sequential Hardware Trojan Attacks: Experiences from ESC 2010”, *29<sup>th</sup> IEEE International Conference on Computer Design (ICCD)*, 2011. [Invited in the special session “Capture the Chip”] DOI: 10.1109/ICCD.2011.6081413
9. Hadi Hajimiri, Somnath Paul, Anandaroop Ghosh, **Swarup Bhunia**, and Prabhat Mishra, “Reliability Improvement in Many-Core Architectures through Computing in Embedded Memory”, *IEEE International Midwest Symposium on Circuits and Systems (MWSCAS)*, 2011. [Invited article in special session on self-healing circuits in scaled technologies]. DOI: 10.1109/MWSCAS.2011.6026672
10. Srihari Rajgopal, Philip X.-L. Feng, **Swarup Bhunia** and Mehran Mehregany, “Nano Manufacturing of SiC Circuits — Nanomechanical Logic and NEMS-JFET Integration”, *Technologies for Future Micro-Nano Manufacturing Workshop*, Aug 8-10, 2011. [Invited 2-page abstract]
11. Seetharam Narasimhan, Jongsun Park, and **Swarup Bhunia**, “Digital Signal Processing in Bio-implantable Systems: Design Challenges and Emerging Solutions”, *The Asia Symposium on Quality Electronic Design (ASQED)*, 2010. [Invited paper in special session on bio-sensing and bio-system design].
12. Swarup Bhunia and Anand Raghunathan, “Hardware Security: Design, Test and Validation Issues”, Hot topic Special Session in *IEEE VLSI Test Symposium (VTS)*, pp. 349-349, 2010. [Invited article on the special session]
13. Rajat Subhra Chakraborty, Seetharam Narasimhan, and **Swarup Bhunia**, “Hardware Trojan: Threats and Emerging Solutions”, *IEEE International High Level Design Validation and Test Workshop (HLDVT)*, pp. 166-171, 2009. [Invited paper in the special session on post-silicon validation] DOI: 10.1109/HLDVT.2009.5340158
14. Somnath Paul and **Swarup Bhunia**, “Computing with Nanoscale Memory: Model and Architecture,” *IEEE/ACM International Symposium on Nanoscale Architecture (NANOARCH)*, pp. 1-6, 2009. [Invited paper] DOI: 10.1109/NANOARCH.2009.5226362
15. **Swarup Bhunia** and Kaushik Roy, “Low Power Design under Parameter Variations”, *International Symposium on Low Power Electronics and Design (ISLPED)*, 2008. [One page article on embedded tutorial] DOI: 10.1109/SOCC.2008.4641552
16. **Swarup Bhunia** and Kaushik Roy, “Power Dissipation, Variations and Nanoscale CMOS Design: Test Challenges and Self-Calibration/Self-Repair Solutions”, *International Test Conference (ITC)*, pp. 1-10, 2007. [Lecture series article] DOI: 10.1109/TEST.2007.4437659



17. **Swarup Bhunia**, Saibal Mukhopadhyay, and Kaushik Roy, "Process Variations and Process-Tolerant Design", *International Conference on VLSI Design*, pp. 699-704, 2007. DOI: 10.1109/VLSID.2007.131

## Book, Book Chapters and Editorials

---

### *Books*

---

1. **Swarup Bhunia**, Steve Majerus, and Mohamad Sawan (Eds.), "Bioimplantable Systems: Design Principles and Applications", Elsevier, MA, USA, to be published in December 2014.
2. **Swarup Bhunia**, Sandip Ray, and Susmita Sur-Kolay (Eds.), "Fundamentals of IP and SoC Security: Design, Verification and Debug", to be published by Springer, New York, USA in May 2015.
3. Somnath Paul and **Swarup Bhunia**, "Computing with Memory for Energy-Efficient Robust Systems", Springer, New York, USA, August 2013.
4. **Swarup Bhunia** and Saibal Mukhopadhyay (Eds.), "Low-Power Variation-Tolerant Design in Nanometer Silicon", Springer, New York, USA, 1<sup>st</sup> Edition, ISBN: 978-1-4419-7417-4, November 2010.

### *Book Chapters*

---

1. Rajat Subhra Chakraborty, Yu Zheng, and **Swarup Bhunia**, "Obfuscation-based SoC Design for Security against Piracy and Trojan Attacks", in "Secure System Design and Trustable Computing", edited by Chang Chip Hong and Miodrag Potkonjak, Springer International Publishing AG, Gewerbestrasse 11, 6330 Cham, Switzerland, to be published in August 2014.
2. Abhishek Basak and **Swarup Bhunia**, "Implantable Imager for Online Monitoring of Internal Organs", in Bioimplantable Systems: Design Principles and Applications", edited by Swarup Bhunia, Steve Majerus, and Mohamad Sawan, Elsevier, MA, USA, to be published in February 2015.
3. Sandip Ray, **Swarup Bhunia**, and Prabhat Mishra, "Security Validation in System-on-Chip", in Fundamentals of IP and SoC Security: Design, Verification, and Debug", edited by Swarup Bhunia, Sandip Ray, and Susmita Sur-Kolay, Springer, NY, USA, to be published in April 2015.
4. Abhishek Basak, Vaishnavi Ranganathan, Seetharam Narasimhan, and **Swarup Bhunia**, "Neural pattern recognition for closed-loop neuro-prosthesis", in "Implantable Bioelectronics - Devices, Materials and Applications", edited by Evgeny Katz, Wiley-VCH, August 2013.
5. **Swarup Bhunia** and Seetharam Narasimhan, "Hardware Trojan Detection", in "Introduction to Hardware Security and Trust", edited by Mohammad Tehranipoor and Cliff Wang, Springer, New York, USA, September 2011, ISBN: 978-1441980793.
6. **Swarup Bhunia** and Seetharam Narasimhan, "Ultralow Power Implantable Electronics", in "Handbook of Energy-Aware and Green Computing", edited by Sanjay Ranka and Ishfaq Ahmad, Chapman & Hall/CRC Press, January 2012, ISBN: 978-1439850404.
7. **Swarup Bhunia** and Kaushik Roy, "Low Power Design Techniques and Test Implications", in "Power-Aware Testing and Test Strategies for Low Power Devices", edited by Patrick Girard, Nicola Nicolici, and Xiaoqing Wen, Springer, New York, USA, 1<sup>st</sup> Edition, ISBN: 978-1441909275, August 2009. [Best-seller in *International Test Conference* 2009].

### *Editorials*

---

1. Saibal Mukhopadhyay, Kaushik Roy, Hillery Hunter, and **Swarup Bhunia**, "Guest Editorial: Computing in Emerging Technologies (Second Issue)", *IEEE Journal on Emerging and Selected Topics in Circuits and Systems (JETCAS)*, March 2015.
2. **Swarup Bhunia**, Steve Majerus and Mohamad Sawan, "Introduction" in Implantable Biomedical Microsystems: Design Principles and Applications, *Elsevier Science and Technology*, MA, USA, 1st Edition, ISBN: 0323262082, February 2015.

3. Saibal Mukhopadhyay, Kaushik Roy, Hillery Hunter, and **Swarup Bhunia**, "Guest Editorial: Computing in Emerging Technologies (First Issue)", *IEEE Journal on Emerging and Selected Topics in Circuits and Systems (JETCAS)*, December 2014.
4. **Swarup Bhunia**, Leyla Nazhandali, and Dakshi Agrawal, "Guest Editors' Introduction: Trusted System with Untrusted Components: An Emerging Design Need", *IEEE Design & Test of Computers (D&T)*, April 2013.
5. Somnath Paul and **Swarup Bhunia**, "Preface" in Computing with Memory for Energy-Efficient Robust Systems, *Springer*, New York, USA, ISBN: 1461477972, September 2013.
6. **Swarup Bhunia** and Darrin J. Young, "Introduction to Special Issue on Implantable Electronics", *ACM Journal on Emerging Technologies in Computing Systems (JETC)*, Vol. 8, No. 2, pp. 7.1-7.2, June 2012.
7. **Swarup Bhunia** and Rahul Rao, "Guest Editors' Introduction: Managing Uncertainty through Postfabrication Calibration and Repair", *IEEE Design & Test of Computers (D&T)*, Vol. 27, No. 6, pp. 4-5, November 2010.
8. **Swarup Bhunia** and Saibal Mukhopadhyay, "Preface" in Low-Power Variation Tolerant Design in Nanometer Silicon, *Springer*, New York, USA, 1st Edition, ISBN: 1441974172, November 2010.
9. **Swarup Bhunia**, "A Special Issue on 23<sup>rd</sup> IEEE International Conference on VLSI Design, Bangalore, India, 3-7 January 2010", *Journal of Low Power Electronics (JOLPE)*, Vol. 6, No. 3, pp. 375-375, October 2010.

## Patents and Invention Disclosures

---

### Patents

---

1. Patent 8402401.US: Rajat Subhra Chakraborty, Seetharam Narasimhan and **Swarup Bhunia**, "Protection of Intellectual Property (IP) cores through a design flow", filed by Case Western Reserve University on November 9, 2010, issued on March 19, 2013. [Filed by CWRU]
2. Patent 7454738.US: **Swarup Bhunia**, Nilanjan Banerjee, Hamid Mahmoodi, Qikai Chen, and Kaushik Roy, "Synthesis Approach for Active Leakage Power Reduction Using Dynamic Supply Gating", issued November 2008.
3. Patent 7548473.US: Qikai Chen, Hamid Mahmoodi, **Swarup Bhunia** and Kaushik Roy, "Apparatus and Methods for Determining Memory Device Faults", issued June 2009.
4. Patent 7319343.US: **Swarup Bhunia**, Hamid Mahmoodi, Arijit Raychowhury, Saibal Mukhopadhyay, and Kaushik Roy, "Low Power Scan Design and Delay Fault Testing Technique Using First Level Supply Gating", issued January 2008.

### Invention Disclosures

---

1. Xinmu Wang, Abhishek Basak, Yu Zheng, and **Swarup Bhunia**, "A Centralized and Configurable Infrastructure IP for Secure System-on-Chip Design", Case No. 2015-2732, Aug 27, 2014, Case Western Reserve University.
2. Margot Damaser, **Swarup Bhunia**, Robert Karam, Steve Majerus, Dennis Bournbeau, "Abdominal Pressure Free Bladder Contraction Detection System", Cleveland Clinic Foundation, Aug 22, 2014.
3. Fengchao Zhang, Philip Feng, Tina He, and **Swarup Bhunia**, "Silicon Carbide (SiC) Nanoelectromechanical Antifuse For Ultralow-Power Field Programmable Gate Arrays (FPGA)", Case No. 2014-261, Nov 8, 2013, Case Western Reserve University.
4. Abhishek Basak, Vasihnavi Ranganathan, and **Swarup Bhunia**, "A Wearable Ultrasonic Assembly For Point-Of-Care Autonomous Diagnostics Of Malignant Growth", Case No. 2013-2456, March 13, 2013, Case Western Reserve University.
5. Aswin Krishna, Seetharam Narasimhan, Xinmu Wang, and **Swarup Bhunia**, "Memory Based PUF Using Embedded Memory And Scan Chains", Case No. 2012-2184, Dec 2011, Case Western Reserve University.

6. Abhishek Basak, Seetharam Narasimhan, and **Swarup Bhunia**, "A Low-Power Implanted Ultrasonic Imaging Assembly For High Resolution, Online Monitoring Of Tumor Growth", August 2011, Case Western Reserve University.
7. **Swarup Bhunia**, Seetharam Narasimhan, Francis Wolff, Xinmu Wang, Anandaroop Ghosh, Hari Rajgopal, Chris Roberts, Te-Hao Li, and Mehran Mehregany, "NEMS/MEMS Multi-Layer Beam Switch and Other Custom Structures for All-Mechanical Random Logic and FPGA Design", March 2010, Case Western Reserve University.
8. Rajat Subhra Chakraborty and **Swarup Bhunia**, "Embedded Software Protection through Key-Based Control and Data Flow Obfuscation", Feb 2010, Case Western Reserve University.
9. Somnath Paul and **Swarup Bhunia**, "Reliability-Driven Variable ECC Allocation for Correction of Multiple Errors in Processor Cache", Jan 2010, Case Western Reserve University.
10. Rajat Subhra Chakraborty, Somnath Paul, Francis Wolff, Chris Papachristou and **Swarup Bhunia**, A Statistical Approach to Hardware Trojan Detection using N-Detect Tests and Coverage Estimation using Random Sampling, April 2009, Case Western Reserve University.
11. Seetharam Narasimhan, Hillel Chiel, and **Swarup Bhunia**, "Vocabulary-Based Neural Pattern Analyzer for Behaviorally Significant Burst Pattern Recognition", April 2009, Case Western Reserve University.
12. Rajat Subhra Chakraborty, Seetharam Narasimhan and **Swarup Bhunia**, "Hardware IP Protection at Different Levels of Design Abstraction", Dec 2008, Case Western Reserve University.
13. **Swarup Bhunia**, Massood Tabib-Azar, and Daniel Saab, "Computer Architectures for Complementary Nanotube Electromechanical Switches", May 2006, Case Western Reserve University.
14. Abhishek Basak, Seetharam Narasimhan, and **Swarup Bhunia**, "An Integrated Sensing System for Monitoring Kids' Health in Daycare", Oct, 2010, Case Western Reserve University.
15. Seetharam Narasimhan and **Swarup Bhunia**, "Hardware Trojan Detection Using Side-Channel Analysis: Multiple-Parameter Approach and Spatial/Temporal Self-Referencing", Nov 2010, Case Western Reserve University.
16. **Swarup Bhunia**, Leyla Nazhandali, and Dakshi Agrawal, "Guest Editors' Introduction: Trusted System with Untrusted Components: An Emerging Design Need", *IEEE Design & Test of Computers*, April 2013.
17. Somnath Paul and **Swarup Bhunia**, "Preface" in Computing with Memory for Energy-Efficient Robust Systems, *Springer*, New York, USA, ISBN-10: 1461477972, 2013.
18. **Swarup Bhunia** and Darrin J. Young, "Introduction to Special Issue on Implantable Electronics", *ACM Journal on Emerging Technologies in Computing Systems (JETC)*, Vol. 8, No. 2, pp. 7.1-7.2, June 2012.
19. **Swarup Bhunia** and Rahul Rao, "Guest Editors' Introduction: Managing Uncertainty through Postfabrication Calibration and Repair", *IEEE Design & Test of Computers*, Vol. 27, No. 6, pp. 4-5, November 2010.
20. **Swarup Bhunia** and Saibal Mukhopadhyay, "Preface" in Low-Power Variation Tolerant Design in Nanometer Silicon, *Springer*, New York, USA, 1st Edition, ISBN: 1441974172, November 2010.
21. **Swarup Bhunia**, "A Special Issue on 23<sup>rd</sup> IEEE International Conference on VLSI Design, Bangalore, India, 3-7 January 2010", *Journal of Low Power Electronics (JOLPE)*, Vol. 6, No. 3, pp. 375-375, October 2010.

## Invited Talks / Panels / Tutorials

---

1. Presentation in *Boeing Network & Space Systems*, on Hardware IP trust and security, February 17, 2015, Via Telecon, Upcoming
2. Presentation in *Freescale Semiconductor*, on trust issues and solutions in hardware intellectual property (IP), Dec 5, 2014
3. Presentation in *Army Research Office (ARO) Workshop* at NYU-Poly, New York, on infrastructure for system-on-chip security, Nov 12-13, 2014
4. Presentation at *EDA Workshop*, on secure and trustworthy hardware, Daejeon, Korea, on August 26, 2014
5. Presentation at *Samsung Electronics* on new directions in security and energy-efficiency, Su-Won, Korea on August 26, 2014
6. Presentation at *Pohang University of Science and Technology (POSTECH)* on new directions in security and energy-efficiency, Pohang, Korea, on August 27, 2014
7. Presentation at *Korea University* on system-on-chip security, Seoul, Korea, on August 28, 2014

8. Presentation in *Hathaway Brown High School* on Cybersecurity, Shaker Heights, Cleveland, May 15, 2014
9. Presentation at *Intel University Research Office (URO) workshop* on Security Design and Verification, at Portland, OR, USA on Nov 22, 2013
10. Presentation at *Army Research Office (ARO) Workshop* at NYU-Poly, New York, on Supply Chain Risk Mitigation, Nov 12, 2013
11. Presentation to *Freescale Semiconductor*, Austin, TX, USA, on System-on-Chip (SoC) Security, Sept 12, 2013
12. Presentation to *Intel Corporation*, Portland, Microprocessor Research Lab, on memory-centric scalable co-processor (via Telecon), April 5, 2013
13. Presentation at *University of Florida*, Dept. of CISE, on Hardware Security, March 15, 2013
14. Presentation at *Texas Instruments*, Dallas (Microcontroller group) on Energy-Efficient Computing, March 13, 2013
15. Presentation at *Lockheed Martin*, Akron, OH as an guest speaker in the Engineer's Week celebration, on security of electronics, February 19, 2013
16. Presentation to *Intel Circuit Research Lab (CRL)*, Portland, OR, USA on in-memory acceleration, Nov 20, 2012 (via Telecon)
17. Presentation in *Design and Test Summer School*, Oct 25-26, 2012, Puebla, Mexico, organized by National Institute for Astrophysics, Optics, and Electronics, (INAOE), Mexico
18. Presentation in *Qualcomm Inc.*, San Diego on Adaptive Computing for Low Power and Variation Tolerance, Aug 2012
19. Presentation at *IBM TJ Watson Research Lab* (New York, USA) on nanocomputing architecture, June 2012
20. Presentation at *Indian Institute of Technology (IIT)*, Kharagpur on nanocomputing, Jan 2012
21. Presentation at *Korea University*, Seoul, Korea, on low-power and robust nanoscale architecture, Aug 2011
22. Presentation at *IEEE International Midwest Symposium on Circuits and Systems (MWSCAS)*, Aug 2011 in special session on self-healing circuits
23. Presentation in *ARO Special Workshop on Hardware Assurance* in Washington DC, Monday, April 11, 2011
24. Presentation in *IBM Austin Research Lab (ARL)*, Austin, TX, Monday, Nov 1, 2010
25. Presentation at *Intel Corporation* workshop on external academic research, Portland, OR, USA, Sept 27, 2010
26. Presentation at *Intel Circuit Research Lab (CRL)*, on adaptive computing, Portland, OR, USA, Aug 1, 2010
27. Presentation at "Apprentice - VTS Edition: Season 3", Organizer/Moderator: K. S. Kim – Samsung, *IEEE VLSI Test Symposium (VTS)*, 2010
28. Presentation at *The Asia Symposium on Quality Electronic Design (ASQED)* on "Digital Signal Processing in Bio-implantable Systems: Design Challenges and Emerging Solutions", 2010
29. Presentation at *IEEE International High Level Design Validation and Test Workshop (HLDVT)* on "Hardware Trojan: Threats and Emerging Solutions", 2009
30. Presentation at *IEEE International Symposium on Nanoscale Architecture (NANOARCH)* on "Computing with Nanoscale Memory: Model and Architecture", 2009
31. Lecture series presentation at *International Test Conference (ITC)* on "Power Dissipation, Variations and Nanoscale CMOS Design: Test Challenges and Self Calibration/Self Repair Solutions", Oct 2007
32. Presentation at *Intel Corporation*, Bangalore, India, Jan, 2010
33. Presentation at *Cryptography Research Institute (CRI)*, San Francisco, CA, USA, 2009
34. Presentation at *Intel Corporation*, Portland, OR, USA, Feb 2008
35. Presentation at *LSI Logic* on efficient speed binning, Oct 2007
36. Presentation to *Intel Circuit Research Lab (CRL)*, Portland, OR, USA, Nov, 2007
37. Presentation at *Indian Institute of Technology (IIT)*, Department of Computer Sc., Kharagpur, India, 2006
38. IEEE series presentation at *Jadavpur University*, Department of Electronics & Telecommunications Eng., Kolkata, India, 2006

## Panels

---

1. Panelist in the Panel on "Capabilities and Gaps in Systems Security", *NSF-SRC Secure, Trustworthy, Assured and Resilient Semiconductors and Systems (STARSS) Workshop*, San Jose, USA, May 2014
2. Panelist in the Panel on "Teaching Cyber-Security in STEM Curriculums: K through PhD", *7th IEEE International Symposium on Hardware-Oriented Security and Trust (HOST)*, Washington DC, USA, May 2014
3. Panelist in the Panel on "Hackers Not Welcomed - Security Verification Issues", *14th International Workshop on Microprocessor Test and Verification (MTV)*, Austin, USA, December 2013
4. Organizer of the Panel on "What Lies in Our (Nanoelectronic) Future?", *9th IEEE/ACM International Symposium on Nanoscale Architecture (NANOARCH)*, New York, USA, July 2013
5. Panelist in the Panel on "CAD for Nanoelectronic Circuit and Architecture - Are we there yet", *6th IEEE/ACM International Symposium on Nanoscale Architecture (NANOARCH)*, June 2010
6. Panelist in the Panel on "Challenges in Hardware Trojan Modeling and Detection", *3rd IEEE Hardware Oriented Security and Trust (HOST)*, June 2010

## Tutorials [Selected through a Peer-Review Process]

---

1. Swarup Ghosh, Jaydeep Kulkarni, and **Swarup Bhunia**, "Embedded Memory Design for Future Technologies: Challenges, Solutions and Applications", *Design Automation and Test in Europe (DATE)*, Grenoble, France, 2015, Organizer: Swarup Ghosh (U. of South Florida), Upcoming [**Half-Day Tutorial**]
2. Prabhat Mishra, **Swarup Bhunia** and Srivaths Ravi, "Validation and Debug of Security and Trust Issues in Embedded Systems", *28th International Conference on VLSI Design*, 2015, Organizer: Prabhat Mishra (U. of Florida), Upcoming [**Half-Day Tutorial**]
3. Patrick Schaumont, **Swarup Bhunia**, Kazuo Sakiyama, and Makoto Nagata, "Hardware Trust in VLSI Design and Implementations", Organizer: Kazuo Sakiyama (UEC) and Makoto Nagata (Kobe University), in *20th Asia South Pacific Design Automation Conference (ASPDAC)*, Tokyo, Japan, 2015, Upcoming [**Full-Day Tutorial**]
4. **Swarup Bhunia**, "Secure and Trustworthy System-on-Chip: Threats and Protections", in *16th International Symposium on Quality Electronic Design (ISQED 2015)*, Organizer: Arijit Raychowdhury (Georgia Tech), Upcoming [**Embedded Tutorial**]
5. **Swarup Bhunia**, "Secure and Trusted SoC: Challenges and Emerging Solutions", in *14th International Workshop on Microprocessor Test and Verification (MTV)*, Austin, USA, 2013, Special Session on Security test and verification. [**Embedded Tutorial**]
6. **Swarup Bhunia**, "The art and Science of Nanomechanical Computing", in *27th International Conference on VLSI Design (VLSI-D)*, 2014, Special Session on "Computing with Post-CMOS Technologies", Organizer: Kaushik Roy, Purdue University [**Embedded Tutorial**]
7. **Swarup Bhunia**, "Ultralow Power Computing at Extreme with Silicon Carbide Nanoelectromechanical Logic", in *Design Automation and Test in Europe (DATE)*, 2014, Special Session on "Beyond CMOS Ultra-low-power Electronics", Organizer: Saibal Mukhopadhyay, GaTech [**Hot Topic Session**]
8. **Swarup Bhunia**, "Energy-Efficient Hardware Acceleration through Computing in the Memory", in *Design Automation and Test in Europe (DATE)*, 2014, Special Session on "Memcomputing: the Cape of Good Hope", Organizer: Hung-Ming Chen, National Chiao Tung University, Taiwan & Yiyu Shi, Missouri University of Science & Technology [**Embedded Tutorial**]
9. Srivaths Ravi, Anand Rangunathan, Eric Peeters, and **Swarup Bhunia**, "Designing Secure SoCs", in *26th IEEE International Conference on VLSI Design (VLSI-D)*, 2013. Organizer: Srivaths Ravi, Texas Instruments. [**Full-Day Tutorial**]
10. Susmita Sur-Kolay and **Swarup Bhunia**, "Intellectual Property Protection and Security in System on a Chip", in *25th IEEE International Conference on VLSI Design (VLSI-D)*, 2012. Organizer: Susmita Sur-Kolay, Indian Statistical Institute. [**Full-Day Tutorial**]
11. Rahul Rao, Saibal Mukhopadhyay, **Swarup Bhunia**, and Praveen Elakkumanan, "Parameter Variations and Low-Power Design: Test Issues and On-chip Calibration/Repair Solutions", in *International Test Conference (ITC)*, 2010. Organizer: Rahul Rao, IBM Research. [**Full-Day Tutorial**]

12. Rahul Rao, Saibal Mukhopadhyay, **Swarup Bhunia**, and Praveen Elakkumanan, "Parameter Variations and Low-Power Design: Test Issues and On-chip Calibration/Repair Solutions", in *VLSI Test Symposium (VTS)*, 2010. Organizer: Rahul Rao, IBM Research. **[Full-Day Tutorial]**
13. Rahul Rao, Praveen Elakkumanan, Saibal Mukhopadhyay and **Swarup Bhunia**, "Parametric Failures and Self-Calibration/Self-Repair Solutions", in *International Test Conference (ITC)*, 2009. Organizer: Saibal Mukhopadhyay, Georgia Tech. **[Full-Day Tutorial]**
14. **Swarup Bhunia**, Kanak B. Agarwal and Kaushik Roy, "Low Power Design under Parameter Variations", in *Design Automation and Test in Europe (DATE) Conference*, 2009. Organizer: Swarup Bhunia, Case Western Reserve U. **[Half-Day Tutorial]**
15. Saibal Mukhopadhyay, Rahul Rao, Praveen Elakkumanan, and **Swarup Bhunia**, "Parametric Failures and Self-Calibration/Self-Repair Solutions in Nanometer Technologies", in *IEEE International On-Line Test Symposium (IOLTS)*, 2009. Organizer: Saibal Mukhopadhyay, Georgia Tech. **[Full-Day Tutorial]**
16. **Swarup Bhunia**, "Variation-Tolerant Low-Power Logic Circuit", in *International Symposium on Quality Electronic Design (ISQED)*, 2009. Organizer: Rajiv Joshi, IBM Research. **[Embedded Tutorial]**
17. **Swarup Bhunia** and Kaushik Roy, "Low Power Design under Parameter Variations", in *IEEE International SOC Conference (SOCC)*, 2008. Organizer: Swarup Bhunia, Case Western Reserve U. **[Half-Day Tutorial]**
18. Kaushik Roy and **Swarup Bhunia**, "Low Power Design under Parameter Variations", in *International Symposium on Low Power Electronics and Design (ISLPED)*, 2008. Organizer: Swarup Bhunia, Case Western Reserve U. **[Embedded Tutorial]**
19. **Swarup Bhunia** and Kaushik Roy, "Process Variations and Process-Tolerant Design", in *International Conference on VLSI Design*, 2007. Organizer: Swarup Bhunia, Case Western Reserve U. **[Embedded Tutorial]**